Zobrazit minimální záznam

Low-Latency Optimizations and Architectures for Compression Algorithms implemented in (Programmable) Hardware



dc.contributor.advisorUbik Sven
dc.contributor.authorMatěj Bartík
dc.date.accessioned2021-12-01T23:19:13Z
dc.date.available2021-12-01T23:19:13Z
dc.date.issued2021-12-02
dc.identifierKOS-591609771205
dc.identifier.urihttp://hdl.handle.net/10467/98635
dc.description.abstractThis dissertation thesis focuses on researching which compression algorithms are suitable for a very specic use case of real-time multimedia transmission systems such as CES-NET's MVTP, providing excellent image quality and low-latency operation at the same time. However, the MVTP's throughput requirements exceeding the capabilities of used communication interfaces slightly in certain situations. Because no hardware implement-ations of universal lossless compression algorithms met the MVTP's requirements, some new hardware-based optimizations and architectures had to be discovered. Some of these optimizations were inspired by software implementations of so-called \fast" lossless com-pression algorithms, which trade a worse compression ratio for a better compression speed.cze
dc.description.abstractThis dissertation thesis focuses on researching which compression algorithms are suitable for a very specic use case of real-time multimedia transmission systems such as CESNET's MVTP, providing excellent image quality and low-latency operation at the same time. However, the MVTP's throughput requirements exceeding the capabilities of used communication interfaces slightly in certain situations. Because no hardware implementations of universal lossless compression algorithms met the MVTP's requirements, some new hardware-based optimizations and architectures had to be discovered. Some of these optimizations were inspired by software implementations of so-called \fast" lossless compression algorithms, which trade a worse compression ratio for a better compression speed.eng
dc.publisherČeské vysoké učení technické v Praze. Vypočetní a informační centrum.cze
dc.publisherCzech Technical University in Prague. Computing and Information Centre.eng
dc.rightsA university thesis is a work protected by the Copyright Act. Extracts, copies and transcripts of the thesis are allowed for personal use only and at one?s own expense. The use of thesis should be in compliance with the Copyright Act http://www.mkcr.cz/assets/autorske-pravo/01-3982006.pdf and the citation ethics http://knihovny.cvut.cz/vychova/vskp.htmleng
dc.rightsVysokoškolská závěrečná práce je dílo chráněné autorským zákonem. Je možné pořizovat z něj na své náklady a pro svoji osobní potřebu výpisy, opisy a rozmnoženiny. Jeho využití musí být v souladu s autorským zákonem http://www.mkcr.cz/assets/autorske-pravo/01-3982006.pdf a citační etikou http://knihovny.cvut.cz/vychova/vskp.htmlcze
dc.subjectlosslesscze
dc.subjectcompressioncze
dc.subjectdictionarycze
dc.subjectLZ4cze
dc.subjectLZ77cze
dc.subjecthigh-throughputcze
dc.subjectlow-latencycze
dc.subjectdigital designcze
dc.subjectarchitecturecze
dc.subjectoptimizationcze
dc.subjecthardwarecze
dc.subjectFPGAcze
dc.subjectMVTPcze
dc.subjectlosslesseng
dc.subjectcompressioneng
dc.subjectdictionaryeng
dc.subjectLZ4eng
dc.subjectLZ77eng
dc.subjecthigh-throughputeng
dc.subjectlow-latencyeng
dc.subjectdigital designeng
dc.subjectarchitectureeng
dc.subjectoptimizationeng
dc.subjecthardwareeng
dc.subjectFPGAeng
dc.subjectMVTPeng
dc.titleArchitektury a optimalizace pro kompresní algoritmy k dosažení nízkého zpoždění realizované v (programovatelných) technických prostředcíchcze
dc.titleLow-Latency Optimizations and Architectures for Compression Algorithms implemented in (Programmable) Hardwareeng
dc.typedisertační prácecze
dc.typedoctoral thesiseng
dc.contributor.refereeKořenek Jan
theses.degree.disciplineInformatikacze
theses.degree.grantorkatedra číslicového návrhucze
theses.degree.programmeInformatikacze


Soubory tohoto záznamu


Tento záznam se objevuje v následujících kolekcích

Zobrazit minimální záznam