ČVUT DSpace
  • Prohledat DSpace
  • English
  • Přihlásit se
  • English
  • English
Zobrazit záznam 
  •   ČVUT DSpace
  • České vysoké učení technické v Praze
  • Fakulta elektrotechnická
  • katedra měření
  • Bakalářské práce - 13138
  • Zobrazit záznam
  • České vysoké učení technické v Praze
  • Fakulta elektrotechnická
  • katedra měření
  • Bakalářské práce - 13138
  • Zobrazit záznam
JavaScript is disabled for your browser. Some features of this site may not work without it.

Modul pro testování a sběr dat v sítích Automotive Ethernet

Test and DAQ module for Automotive Ethernet networks

Typ dokumentu
bakalářská práce
bachelor thesis
Autor
Tomáš Veselý
Vedoucí práce
Novák Jiří
Oponent práce
Blecha Jiří
Studijní obor
Internet věcí
Studijní program
Otevřená informatika
Instituce přidělující hodnost
katedra měření



Práva
A university thesis is a work protected by the Copyright Act. Extracts, copies and transcripts of the thesis are allowed for personal use only and at one?s own expense. The use of thesis should be in compliance with the Copyright Act http://www.mkcr.cz/assets/autorske-pravo/01-3982006.pdf and the citation ethics http://knihovny.cvut.cz/vychova/vskp.html
Vysokoškolská závěrečná práce je dílo chráněné autorským zákonem. Je možné pořizovat z něj na své náklady a pro svoji osobní potřebu výpisy, opisy a rozmnoženiny. Jeho využití musí být v souladu s autorským zákonem http://www.mkcr.cz/assets/autorske-pravo/01-3982006.pdf a citační etikou http://knihovny.cvut.cz/vychova/vskp.html
Metadata
Zobrazit celý záznam
Abstrakt
Automotive industry is transitioning from slow communication over CAN bus to fast communication over Automotive Ethernet needed by cameras, radars, lidars and similar sensors. Manufacturers need a device for complex cyber security testing of new vehicles which could capture and modify frames on multiple Automotive Ethernet links at the same time. The goal of my bachelor thesis is to create such a device. There are three main requirements for this device. First, it should forward Ethernet frames between pairs of Automotive Ethernet ports (either 100BASE-T1 for 100 Mb/s Ethernet or 1000BASE-T1 for 1 Gb/s Ethernet). Second, it should log the traffic via the CMP protocol to the DAQ port (implemented using SFP+ module for up to 10 Gb/s Ethernet). Third, it should support time synchronization via the PTP protocol on the Automotive Ethernet ports. The AMD Kria platform built on the Zynq UltraScale+ system on chip has been chosen for implementation of the device. For better performance, forwarding and logging will be implemented in hardware using the programmable logic. On the other hand, time synchronization and configuration will be implemented in software using the processing system. My thesis describes the whole design process starting with learning the relevant technologies and ending with testing the device in a real environment. In the first part, the hardware design is discussed, verified in simulation and implemented on the target platform. In the second part, the software design is discussed and built for the target platform. Finally, both parts are validated together in more complex tests.
 
Automotive industry is transitioning from slow communication over CAN bus to fast communication over Automotive Ethernet needed by cameras, radars, lidars and similar sensors. Manufacturers need a device for complex cyber security testing of new vehicles which could capture and modify frames on multiple Automotive Ethernet links at the same time. The goal of my bachelor thesis is to create such a device. There are three main requirements for this device. First, it should forward Ethernet frames between pairs of Automotive Ethernet ports (either 100BASE-T1 for 100 Mb/s Ethernet or 1000BASE-T1 for 1 Gb/s Ethernet). Second, it should log the traffic via the CMP protocol to the DAQ port (implemented using SFP+ module for up to 10 Gb/s Ethernet). Third, it should support time synchronization via the PTP protocol on the Automotive Ethernet ports. The AMD Kria platform built on the Zynq UltraScale+ system on chip has been chosen for implementation of the device. For better performance, forwarding and logging will be implemented in hardware using the programmable logic. On the other hand, time synchronization and configuration will be implemented in software using the processing system. My thesis describes the whole design process starting with learning the relevant technologies and ending with testing the device in a real environment. In the first part, the hardware design is discussed, verified in simulation and implemented on the target platform. In the second part, the software design is discussed and built for the target platform. Finally, both parts are validated together in more complex tests.
 
URI
http://hdl.handle.net/10467/115335
Zobrazit/otevřít
PLNY_TEXT (2.009Mb)
PRILOHA (17.02Mb)
POSUDEK (223.8Kb)
POSUDEK (252.7Kb)
Kolekce
  • Bakalářské práce - 13138 [293]

České vysoké učení technické v Praze copyright © 2016 

DSpace software copyright © 2002-2016  Duraspace

Kontaktujte nás | Vyjádření názoru
Theme by 
@mire NV
 

 

Užitečné odkazy

ČVUT v PrazeÚstřední knihovna ČVUTO digitální knihovně ČVUTInformační zdrojePodpora studiaPodpora publikování

Procházet

Vše v DSpaceKomunity a kolekceDle data publikováníAutořiNázvyKlíčová slovaTato kolekceDle data publikováníAutořiNázvyKlíčová slova

Můj účet

Přihlásit se

České vysoké učení technické v Praze copyright © 2016 

DSpace software copyright © 2002-2016  Duraspace

Kontaktujte nás | Vyjádření názoru
Theme by 
@mire NV