Commercial Sweet Spots for GaN and CMOS Integration by Micro-Transfer-Printing
Type of documentstať ve sborníku
Hansen, Nis Hauke
MetadataShow full item record
Several approaches for close integration of power switches with CMOS logic are subject of technical evaluations and academic discussions. This paper identifies the commercially relevant processing steps of different integration methods (HV and SOI CMOS, monolithic integration in SOI and in GaN, Direct Wafer Bonding, micro-Transfer-Printing of GaN on CMOS and CMOS on GaN) and compares them on simple cost per wafer and cost per chip models. Four examples of real ICs verify the simple costs per chip model. Commercially attractive high voltage to logic partitionings are identified for the different integration approaches.
- Archiv DOI 
The following license files are associated with this item: