Automatic FPGA based implementation of a classification tree
Type of document
příspěvek z konference - elektronickýAuthor
Mitéran, J.
Matas, J.
Dubois, J.
Bourennane, E.
Rights
© 2004 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.Metadata
Show full item recordAbstract
We propose a method of automatic hardware implementation of a decision rule based on the Adaboost algorithm. We review the principles of the classification method and we evaluate its hardware implementation cost in term of FPGA’s slice, using different weak classifiers based on the general concept of hyperrectangle. We show how to combine the weak classifiers in order to find a good trade-off between classification performances and hardware implementation cost. We present results obtained using examples coming from UCI databases.
Collections
The following license files are associated with this item: