Now showing items 1-1 of 1

    • Dual-Rail Asynchronous Logic Multi-Level Implementation 

      Author: Lemberski I.; Fišer P.
      (Elsevier Science Publishers B.V., 2014)
      A synthesis flow oriented on producing the delay-insensitive dual-rail asynchronous logic is proposed. Within this flow, the existing synchronous logic synthesis tools are exploited to design technology independent single-rail ...