Zobrazit minimální záznam



dc.contributor.authorGrus J.
dc.contributor.authorHanzálek Z.
dc.date.accessioned2024-04-10T07:37:23Z
dc.date.available2024-04-10T07:37:23Z
dc.date.issued2024
dc.identifierV3S-374569
dc.identifier.citationGRUS, J. and Z. HANZÁLEK. Automated placement of analog integrated circuits using priority-based constructive heuristic. Computer & Operations Research. 2024, 167 ISSN 0305-0548. DOI 10.1016/j.cor.2024.106643.
dc.identifier.issn0305-0548 (print)
dc.identifier.issn1873-765X (online)
dc.identifier.urihttp://hdl.handle.net/10467/114219
dc.description.abstractThis paper presents a heuristic approach for solving the placement of Analog and Mixed-Signal Integrated Circuits. Placement is a crucial step in the physical design of integrated circuits. During this step, designers choose the position and variant of each circuit device. We focus on the specific class of analog placement, which requires so-called pockets, their possible merging, and parametrizable minimum distances between devices, which are features mostly omitted in recent research and literature. We formulate the problem using Integer Linear Programming and propose a priority-based constructive heuristic inspired by algorithms for the Facility Layout Problem. Our solution minimizes the perimeter of the circuit’s bounding box and the approximated wire length. Multiple variants of the devices with different dimensions are considered. Furthermore, we model constraints crucial for the placement problem, such as symmetry groups and blockage areas. Our outlined improvements make the heuristic suitable to handle complex rules of placement. With a search guided either by a Genetic Algorithm or a Covariance Matrix Adaptation Evolution Strategy, we show the quality of the proposed method on both synthetically generated and real-life industrial instances accompanied by manually created designs. Furthermore, we apply reinforcement learning to control the hyper-parameters of the genetic algorithm. Synthetic instances with more than 200 devices demonstrate that our method can tackle problems more complex than typical industry examples. We also compare our method with results achieved by contemporary state-of-the-art methods on the MCNC and GSRC datasets.eng
dc.format.mimetypeapplication/pdf
dc.language.isoeng
dc.publisherElsevier B.V.
dc.relation.ispartofComputer & Operations Research
dc.rightsCreative Commons Attribution-NonCommercial-NoDerivs (CC BY-NC-ND) 4.0
dc.rights.urihttp://creativecommons.org/licenses/by-nc-nd/4.0/
dc.subjectCombinatorial optimizationeng
dc.subjectAnalog circuit placementeng
dc.subjectRectangle packingeng
dc.subjectGenetic algorithmeng
dc.titleAutomated placement of analog integrated circuits using priority-based constructive heuristiceng
dc.typečlánek v časopisecze
dc.typejournal articleeng
dc.identifier.doi10.1016/j.cor.2024.106643
dc.relation.projectidinfo:eu-repo/grantAgreement/Czech Science Foundation/GA/GA22-31670S/CZ/Scheduling Tests in Medical Laboratories: Reduction of Turn-Around Time/
dc.relation.projectidinfo:eu-repo/grantAgreement/EC/OPJAK/CZ.02.01.01%2F00%2F22_008%2F0004590/CZ/Robotics and advanced industrial production/ROBOPROX
dc.rights.accessopenAccess
dc.type.statusPeer-reviewed
dc.type.versionsubmittedVersion


Soubory tohoto záznamu


Tento záznam se objevuje v následujících kolekcích

Zobrazit minimální záznam

Creative Commons Attribution-NonCommercial-NoDerivs (CC BY-NC-ND) 4.0
Kromě případů, kde je uvedeno jinak, licence tohoto záznamu je Creative Commons Attribution-NonCommercial-NoDerivs (CC BY-NC-ND) 4.0