MODEL-BASED SECURITY ANALYSIS OF FPGA DESIGNS THROUGH REINFORCEMENT LEARNING
dc.contributor.author | Vetter , Michael | |
dc.date.accessioned | 2019-11-12T14:41:25Z | |
dc.date.available | 2019-11-12T14:41:25Z | |
dc.date.issued | 2019 | |
dc.identifier.citation | Acta Polytechnica. 2019, vol. 59, no. 5, p. 518-526. | |
dc.identifier.issn | 1210-2709 (print) | |
dc.identifier.issn | 1805-2363 (online) | |
dc.identifier.uri | http://hdl.handle.net/10467/85662 | |
dc.description.abstract | Finding potential security weaknesses in any complex IT system is an important and often challenging task best started in the early stages of the development process. We present a method that transforms this task for FPGA designs into a reinforcement learning (RL) problem. This paper introduces a method to generate a Markov Decision Process based RL model from a formal, high-level system description (formulated in the domain-specific language) of the system under review and different, quantified assumptions about the system’s security. Probabilistic transitions and the reward function can be used to model the varying resilience of different elements against attacks and the capabilities of an attacker. This information is then used to determine a plausible data exfiltration strategy. An example with multiple scenarios illustrates the workflow. A discussion of supplementary techniques like hierarchical learning and deep neural networks concludes this paper. | en |
dc.format.mimetype | application/pdf | |
dc.language.iso | eng | |
dc.publisher | České vysoké učení technické v Praze | cs |
dc.publisher | Czech Technical University in Prague | en |
dc.relation.ispartofseries | Acta Polytechnica | |
dc.relation.uri | https://ojs.cvut.cz/ojs/index.php/ap/article/view/5030 | |
dc.rights | Creative Commons Attribution 4.0 International License | en |
dc.rights.uri | http://creativecommons.org/licenses/by/4.0/ | |
dc.subject | FPGA, IT security, model-driven design, reinforcement learning, machine learning. | en |
dc.title | MODEL-BASED SECURITY ANALYSIS OF FPGA DESIGNS THROUGH REINFORCEMENT LEARNING | |
dc.type | article | en |
dc.date.updated | 2019-11-12T14:41:25Z | |
dc.identifier.doi | 10.14311/AP.2019.59.0518 | |
dc.rights.access | openAccess | |
dc.type.status | Peer-reviewed | |
dc.type.version | publishedVersion |
Soubory tohoto záznamu
Tento záznam se objevuje v následujících kolekcích
Kromě případů, kde je uvedeno jinak, licence tohoto záznamu je Creative Commons Attribution 4.0 International License