Analýza postranních kanálů: efektivní implementace útoků a protiopatření odolná proti poruchám
Side-Channel Analysis: Efficient Attacks and Fault-Tolerant Countermeasures
Type of document
disertační prácedoctoral thesis
Author
Vojtěch Miškovský
Supervisor
Kubátová Hana
Opponent
Di Natale Giorgio
Field of study
InformatikaStudy program
InformatikaInstitutions assigning rank
katedra číslicového návrhuRights
A university thesis is a work protected by the Copyright Act. Extracts, copies and transcripts of the thesis are allowed for personal use only and at one?s own expense. The use of thesis should be in compliance with the Copyright Act http://www.mkcr.cz/assets/autorske-pravo/01-3982006.pdf and the citation ethics http://knihovny.cvut.cz/vychova/vskp.htmlVysokoškolská závěrečná práce je dílo chráněné autorským zákonem. Je možné pořizovat z něj na své náklady a pro svoji osobní potřebu výpisy, opisy a rozmnoženiny. Jeho využití musí být v souladu s autorským zákonem http://www.mkcr.cz/assets/autorske-pravo/01-3982006.pdf a citační etikou http://knihovny.cvut.cz/vychova/vskp.html
Metadata
Show full item recordAbstract
Since side-channel analysis poses a serious threat to cryptographic devices, it became an extensively researched area. Two topics related to side-channel analysis are the main aim of this dissertation thesis: ecient attack implementations and fault-tolerance of SCA countermeasures. Three approaches for time-ecient enhancements of correlation power analysis are proposed: ecient computations, trace aggregation, and edge-detection-based key candidate selection. All three approaches proved to be functional and useful by experimental evaluations. We also evaluate how dierent dependable architectures based on dierent kinds of redundancy aect resistance to side-channel analysis. The results show, that the in- uence is not statistically signicant. In accordance with this result, architectures for dependable and secure design were proposed. These architectures are based on hardware modular redundancy and masking schemes. The case study shows, that the proposed architectures keep the simplicity of the modular redundancy architectures and the SCA resistance of masking schemes, while it signicantly saves resources. Since side-channel analysis poses a serious threat to cryptographic devices, it became an extensively researched area. Two topics related to side-channel analysis are the main aim of this dissertation thesis: ecient attack implementations and fault-tolerance of SCA countermeasures. Three approaches for time-ecient enhancements of correlation power analysis are proposed: ecient computations, trace aggregation, and edge-detection-based key candidate selection. All three approaches proved to be functional and useful by experimental evaluations. We also evaluate how dierent dependable architectures based on dierent kinds of redundancy aect resistance to side-channel analysis. The results show, that the in uence is not statistically signicant. In accordance with this result, architectures for dependable and secure design were proposed. These architectures are based on hardware modular redundancy and masking schemes. The case study shows, that the proposed architectures keep the simplicity of the modular redundancy architectures and the SCA resistance of masking schemes, while it signicantly saves resources. :
View/ Open
Collections
Related items
Showing items related by title, author, creator and subject.
-
Faktorová analýza časových řad jako nástroj pro analýzu spekter z časově rozlišené laserem indukované spektrometrie
Author: Višňák Jakub; Supervisor: Vetešník Aleš
(České vysoké učení technické v Praze. Vypočetní a informační centrum., 2011-10-14) -
Analýza a návrh informačního systému pro měření a analýzu motivace na pracovišti
Author: Roch Michal; Supervisor: Náplava Pavel; Opponent: Hronza Radek
(České vysoké učení technické v Praze. Vypočetní a informační centrum., 2014-06-27) -
Shear Analysis of Penta Building after 27F Earthquake
Author: Perez De las Penas Rodrigo A.; Supervisor: Štemberk Petr
(České vysoké učení technické v Praze. Vypočetní a informační centrum., 2013-01-30)