

CZECH TECHNICAL UNIVERSITY IN PRAGUE
FACULTY OF ELECTRICAL ENGINEERING
DEPARTMENT OF MICROELECTRONICS



IMPROVEMENTS IN THE ELECTRICAL
PERFORMANCES OF MOSFETs IN
INTEGRATED CIRCUITS BY PHYSICAL
MASK DESIGN

DOCTORAL THESIS

ING. DALIBOR BARRI

PRAGUE, DECEMBER 2020

PH.D. PROGRAMME: P 2612 ELECTRICAL ENGINEERING AND
INFORMATION TECHNOLOGY

BRANCH OF STUDY: 2612V015 ELECTRONICS

SUPERVISOR: DOC. ING. JIŘÍ JAKOVENKO, PH.D.

STATEMENT OF ORIGINAL AUTHORSHIP

The work contained in this thesis has not been previously submitted to meet requirements for an award at this or any other higher education institution. To the best of my knowledge and belief, the thesis contains no material previously published or written by another person except where due reference is made.

in Prague,

Dalibor Barri

ACKNOWLEDGMENTS

I would like to thank my supervisor doc. Ing. Jiří Jakovenko, Ph.D., for professional guidance, valuable comments, and especially for willingness and patience in consultation. I would like to thank also my colleagues from CTU in Prague. Especially to doc. RNDr. Jan Voves, CSc., for his consultations and great cooperation. Furthermore, I would like to thank to my colleagues from STMicroelectronics for their patience and valuable expertise they have provided me. Special thanks to Ing. Patrik Vacula, Ph.D., Ing. Vlastimil Kotě, Ph.D., for their ideas, consultations, and great cooperation. Also, I want to thanks to Ing. Milan Andrlé, Ph.D., Ing. Tomáš Grešl, and Ing. Petr Švancara for technical support with measurement. Last but not least, I would like to thank my wife Lenka, my daughter Nikolka and the whole family, especially my grandmother Milada and my mother Soňa, for their overall sustained support during the time of my work.

ABSTRACT

At present, the criteria for ecology and vital environment protection are rigorous and must be respected. However, despite the established rules, our initiative can prevent potential life disasters, as it is in this doctoral thesis. Living in a healthy environment is essential for all of us, and therefore this thesis focuses on research into improvements in the electrical properties of integrated field-controlled transistors (MOSFET), which will ultimately reduce both environmental pressure and financial costs in the production of integrated circuits (IC). Reducing manufacturing costs and pressure on the environment is achieved by using smaller silicon wafer surfaces while retaining the original chip functionality. This is achieved by using the advanced diamond layout shape (DLS) gate pattern of MOS transistors (DLS MOSFETs) on the IC chip design that is subject of this thesis.

In this thesis, there are presented three innovative crucial knowledge of the DLS MOSFETs, such as novel analytical descriptions of the effective aspect ratio of DLS MOSFET, the way how to improve electrical performances of the MOSFETs, and the new precise model of the effective threshold voltage changes in the DLS MOSFETs. All these points are essential for the high-quality level design of integrated circuits with DLS MOSFETs and are defined for the first time in this thesis.

The new innovative approach of the effective aspect ratio calculation is based on the Schwarz-Christoffel (SC) transformation. It has been observed and proved by numerical calculations, 3D TCAD simulations, and measurements that the newly presented approach achieves much better results than already one existing method based on the longitudinal (parallel) corner effect (LCE) and parallel association of MOSFET with different channel length effect (PAMDLE). The measures have also demonstrated both the mentioned improvements and the effective threshold voltage changes in the DLS MOSFETs, respectively, where 1 124 samples in 160 nm BCD technology have been fabricated for this purpose.

ABSTRAKT

V současnosti jsou kritéria na ekologii a ochranu životního prostředí velmi přísná a je nezbytné je dodržovat. Avšak, i navzdory zavedeným pravidlům, vlastní iniciativou můžeme předcházet možným životním katastrofám, jako je tomu v této doktorské práci. Žít v zdravém životním prostředí je důležité pro každého z nás, a proto se tato práce zaměřuje na výzkum v oblasti vylepšení elektrických vlastností integrovaných polem řízených tranzistorů (MOSFET), která v konečném důsledku sníží, jak tlak na životní prostředí, tak i finanční náklady při výrobě integrovaných obvodů (IO). Snížení výrobních nákladů a tlaku na životní prostředí je dosaženo použitím menších ploch křemíkových desek při zachování původní funkčnosti čipu. Toho je dosaženo použitím pokročilých kosočtvercových topologií MOS tranzistorů (DLS MOSFETů) na integrovaném čipu, která jsou předmětem této práce.

V této práci jsou představeny tři zásadní inovativní znalosti týkajících se DLS MOS transistorů, kterými jsou: nové analytické popsání efektivního poměru stran DLS MOSFETů, navržené řešení jak zlepšit elektrické vlastnosti u MOSFETů a nový přesný model efektivních změn prahového napětí v DLS MOSFETech. Všechny výše zmíněné body jsou zásadní pro vysoce kvalitní návrh integrovaných obvodů s DLS MOSFETy a jsou prvně publikovány v této práci.

Nový inovativní přístup výpočtu efektivního poměru stran je založen na Schwarz-Christoffelově (SC) transformaci. V této práci je jak číselnými výpočty či 3D TCAD simulacemi, tak i měřením pozorováno a prokázáno, že nově prezentovaný přístup dosahuje lepších výsledků, než-li tomu je u jiného přístupu založeným na podélných paralelních rohových jevech (LCE) a paralelních asociaci MOSFETů s různou délkou kanálu (PAMDLE). Měření na reálných vzorcích také prokázala, jak zmíněné vylepšení, tak i změny efektivního napětí v DLS MOSFETech. Za tímto účelem bylo vyrobeno 1 124 vzorků v 160nm BCD technologickém procesu.

KEYWORDS

diamond layout shape MOSFET (DLS MOSFET), electrical performance of MOSFETs in integrated circuit, MOSFET effective aspect ratio $(W/L)_{\text{eff}}$, effective threshold voltage $(V_{\text{th,eff}})$, rectangular layout shape MOSFET (RLS MOSFET), Schwarz–Christoffel transformation (SC transformation)

KLÍČOVÁ SLOVA

diamantový tvar rozložení MOS transistoru (DLS MOSFET), elektrický výkon MOSFETů v integrovaném obvodu, efektivní poměr stran $(W/L)_{\text{eff}}$ u MOSFETů, efektivní prahové napětí $(V_{\text{th,eff}})$, obdélníkový tvar rozložení MOSFET (RLS MOSFET), Schwarz–Christoffelova transformace (SC transformace)

“Creativity is intelligence having fun.”
- Albert Einstein

TABLE OF CONTENTS

STATEMENT OF ORIGINAL AUTHORSHIP	iii
ACKNOWLEDGMENTS	v
ABSTRACT	vii
ABSTRAKT	ix
KEYWORDS	xi
TABLE OF CONTENTS	xv
LIST OF FIGURES	xix
LIST OF TABLES	xxv
LIST OF ABBREVIATIONS	xxvi
CHAPTER 1: INTRODUCTION	1
1.1 MOTIVATION	1
1.2 THESIS OUTLINE	4
1.3 AIMS OF THIS THESIS	5
1.4 AUTHOR'S SCIENTIFIC CONTRIBUTIONS	6
1.5 STATE OF THE ART	8
CHAPTER 2: TECHNICAL BACKGROUND	17
2.1 PROBLEMS IN SCALING	19
2.1.1 CONSTANT FIELD SCALING THEORY	23
2.1.2 GATE OXIDE VARIATION	24
2.1.3 SHORT CHANNEL EFFECT (SCE)	28
2.1.4 DRAIN-INDUCED BARRIER LOWERING (DIBL)	30
2.1.5 SCE + DIBL	32
2.1.6 GATE-INDUCED SOURCE AND DRAIN LEAKAGE (GISL AND GIDL)	35
2.1.7 HIGH- K DIELECTRICS	37
2.1.8 TOTAL IONIZING DOSE (TID) EFFECT	39
2.1.9 HUMP EFFECT	42
2.2 REVIEW OF DIFFERENT MOSFET GATE SHAPE ARCHITECTURES	44
2.2.1 ENCLOSED LAYOUT SHAPE TOPOLOGIES	44
(A) SQUARE ENCLOSED LAYOUT TOPOLOGY	45

(B)	RECTANGULAR ENCLOSED LAYOUT TOPOLOGY	48
(C)	OCTAGONAL ENCLOSED LAYOUT TOPOLOGY	49
(D)	ANNULAR ENCLOSED LAYOUT TOPOLOGY	51
(E)	CIRCULAR ENCLOSED LAYOUT TOPOLOGY	52
(F)	CIRCULAR ENCLOSED LAYOUT TOPOLOGY WITH OVERLAPPING	53
(G)	APPLICATION	55
2.2.2	NOT ENCLOSED LAYOUT SHAPE TOPOLOGIES.....	57
(A)	DIAMOND GATE LAYOUT SHAPE BASED ON THE “LONGITUDINAL CORNER EFFECT”	57
(B)	ELLIPSOIDAL GATE SHAPE	59
(C)	WAFFLE GATE SHAPE	62
(D)	WAVE SHAPE	65
(E)	Z GATE SHAPE.....	66
2.2.3	“3D” LAYOUT SHAPE TOPOLOGIES.....	68
(A)	CYLINDRICAL GATE SHAPE	68
(B)	TRAPEZOIDAL GATE SHAPE	70
 CHAPTER 3: RESEARCH DESIGN OF THE DLS MOSFET		73
3.1	METHODOLOGY AND RESEARCH DESIGN.....	74
3.1.1	METHODOLOGY	74
(A)	SYMBOLIC-NUMERICAL COMPUTATION	74
(B)	NUMERICAL COMPUTATIONS	74
(C)	3D DEVICE SIMULATIONS TOOL	75
(D)	EXPERIMENTAL MEASUREMENTS	75
3.1.2	RESEARCH DESIGN	76
3.2	INSTRUMENTS.....	77
3.2.1	SOFTWARE	77
(A)	SYMBOLICAL AND NUMERICAL CALCULATIONS.....	77
(B)	SEMICONDUCTOR PROCESS AND DEVICE SIMULATION.....	79
(C)	TRANSISTOR LEVEL SIMULATION	80
(D)	PHYSICAL MASK DESIGN.....	80
(E)	POST-PROCESSING AND SUPPORT PROGRAMMING.....	81
3.2.2	SILICON WAFER.....	82
3.2.3	LABORATORY EQUIPMENT	85
(A)	ADVANCED WAFER PROBING MACHINE (CASCADE MICROTECH 1200).....	85
(B)	PROBE CARD.....	86
(C)	PRECISION SEMICONDUCTOR PARAMETER ANALYZER (AGILENT 4156C) ..	87
3.3	ANALYSIS SETUP	89
3.3.1	NUMERICAL COMPUTATION SETUP	89
3.3.2	SIMULATION SETUP	89
3.3.3	MEASUREMENT SETUP	91

CHAPTER 4: RESULTS, ANALYSES, AND DISCUSSIONS.....	95
4.1 ANALYTICAL DESCRIPTIONS OF THE EFFECTIVE ASPECT RATIO OF DLS MOSFETs	96
4.1.1 INTRODUCTION	96
4.1.2 THE INNOVATIVE ANALYTICAL DESCRIPTION OF THE DLS MOSFET BASED ON THE SCHWARZ-CHRISTOFFEL TRANSFORMATION	97
4.1.3 THE VERIFICATION METHODOLOGY OF THE INNOVATIVE EXPRESSION USING MATLAB SC TOOLBOX	102
4.1.4 THE ANALYTICAL DESCRIPTION OF THE DLS MOSFET BASED ON THE LCE AND PAMDLE	104
4.1.5 RESULTS, DISCUSSION AND COMPARISON	105
4.1.6 SUMMARY.....	108
4.2 IMPROVEMENTS IN THE ELECTRICAL PERFORMANCES OF THE DLS MOSFET BY PHYSICAL MASK DESIGN.....	109
4.2.1 INTRODUCTION	109
4.2.2 THEORETICAL DRAIN CURRENT ENHANCEMENT GIVEN BY SCHWARZ-CHRISTOFFEL TRANSFORMATION OF THE DLS.....	110
4.2.3 3D TCAD SIMULATIONS OF THE DRAIN-SOURCE CURRENT ENHANCEMENT	112
4.2.4 EXPERIMENTAL MEASUREMENT OF THE DRAIN-SOURCE CURRENT ENHANCEMENT IN 160 NM BCD TECHNOLOGY PROCESS	116
4.2.5 RESULTS, DISCUSSION AND COMPARISON	119
(A) COMPARISON OF THE THEORETICAL CALCULATIONS WITH THE 3D TCAD SIMULATIONS.....	119
(B) COMPARISON OF THE THEORETICAL CALCULATIONS, 3D TCAD SIMULATIONS AND THE MEASURED DATA	122
(C) COMPARISON OF THE THEORETICAL CALCULATIONS AND THE MEASURED DATA FOR DIFFERENT TEMPERATURES CONDITIONS	123
4.2.6 SUMMARY.....	124
4.3 PRECISE MODEL OF THE EFFECTIVE THRESHOLD VOLTAGE CHANGES IN THE DLS MOSFETs.....	126
4.3.1 INTRODUCTION	126
4.3.2 THRESHOLD VOLTAGE: THEORETICAL BACKGROUND.....	127
4.3.3 3D TCAD SIMULATIONS OF THE THRESHOLD VOLTAGE.....	129
4.3.4 EXPERIMENTAL MEASUREMENT OF THE THRESHOLD VOLTAGE.....	132
4.3.5 RESULTS, DISCUSSION AND COMPARISON	136
4.3.6 SUMMARY.....	139

CHAPTER 5: CONCLUSIONS AND SCOPE FOR FUTURE WORK	141
5.1 CONCLUSIONS.....	141
5.2 FUTURE WORK.....	145
5.3 FINAL WORDS	146
BIBLIOGRAPHY	147
APPENDIX A: LIST OF AUTHOR'S PUBLICATIONS.....	173
APPENDIX B: RECOGNITIONS AND REVIEW	177

LIST OF FIGURES

Fig. 2.1: Transistor count per different microprocessors of many vendors (blue circle symbol), transistor per square millimeter of different microprocessors of many vendors (orange diamond symbol), data from [61]. 19

Fig. 2.2: A process technology comparison of microwave frequency range power electronics [69]. 22

Fig. 2.3: Illustration of MOSFET miniaturization. The sketch on the right hand is the scaled device according to the constant field rule. 23

Fig. 2.4: The overall gate tunneling current is the sum all the components tunneling current namely the gate-to-source, gate-to-drain and gate-to-substrate currents. 26

Fig. 2.5: Gate bias dependent band diagrams and electron tunnelling in the channel (I_{GB}) and the gate edge (I_{GS} and I_{GD}); (a) $V_G > V_{th}$ (inversion mode), (b) $V_{FB} < V_G < 0$ V (depletion mode)..... 27

Fig. 2.6: Problems in scaling of the gate oxide thickness leads to higher leakage gate current, and different breakdown voltage..... 28

Fig. 2.7: Charge sharing in a long channel (a) and short channel (b) of MOSFET. In the case of the short channel, there is shown sub-surface punch-trough. It means, the depleted regions around the drain and source terminals, causing current to flow irrespective of gate voltage (i.e. even if the gate voltage is zero)..... 28

Fig. 2.8: An example of threshold voltage vs. gate length for Si and InGaAs MOSFETs, inspired by [79]. 29

Fig. 2.9: An example of modification depletion region in NMOSFET depending on different drain voltage: small drain voltage (a), and large drain voltage (b)..... 30

Fig. 2.10: Comparison of schematic energy band diagrams near to surface of the NMOSFET with the drain voltage equal to zero volts (solid line) and with the drain voltage higher than zero volts. 31

Fig. 2.11: An example of DIBL comparison for various III-V-on-insulators NMOSFET, for the same technological parameters such as W , L , and t_{ox} , insipred by [91]. 31

Fig. 2.12: An example impact of DIBL effect on drain off-current for different drain voltages, inspired by [92].	32
Fig. 2.13: An example of energy conductive bands for different drain voltages and different MOSFET's lengths. Standard MOSFET (a), MOSFET with a short channel (b), MOSFET with a short channel and DIBL effect (c), and energy conductive bands (d).	34
Fig. 2.14: Cross-section of the NMOSFET (a), and illustration its energy-band diagram (b) in the point of interest shown in (a).	35
Fig. 2.15: Contributions of DIBL and GIDL to the transistor's off-state leakage current. The position of the dip caused by GIDL will vary around $V_{GS} = 0$ V depending on V_D , the channel material, doping, and trap density, inspired by [100].	36
Fig. 2.16: Schematic of direct tunnelling through a SiO_2 layer (red polygon) and the more difficult tunnelling through a thicker layer of high- K oxide (blue polygon).	38
Fig. 2.17: MOS structure with the highlighted red part (a) where the ionizing radiation induce charge trapping and interface state generation (b).	40
Fig. 2.18: Drain leakage current of N-channel MOSFET with respect to total ionizing dose.	41
Fig. 2.19: Illustration of the threshold voltage shift V_{th} due to the oxide trapped, inspired by [112].	41
Fig. 2.20: Top view of the MOS transistor (a), its cross-section view (b) with highlighted parts of MOS transistor where the hump effect is located. The (c) part is TEM micrograph photo [115] of the fabricated MOS transistor.	42
Fig. 2.21: Equivalent circuit of a hump effect (a) and hump effect on I_D - V_{GS} characteristics of MOS transistors with body effect $V_B = -5.0$ V.	43
Fig. 2.22: Square gate-enclosed transistor	45
Fig. 2.23: Non-uniform geometry of the electrostatic field in square MOSFETs (a), decomposition of the square MOSFET into two edge transistors (T1 and T4) and two corner transistors (T2 and T3).	45
Fig. 2.24: Approximation of the edge transistor T1 with an equivalent trapezium (a), approximation of the corner transistor T2 with an equivalent trapezium (b), enlargement showing the method adopted to preserve current continuity during the integration for drain current (c).	46

Fig. 2.25: Rectangular enclosed layout topology with two different length L_1 and L_2 .	48
Fig. 2.26: Basic top layout view of the octagon MOS transistor.	49
Fig. 2.27: Octagon MOSFET device layout (a), microphotograph (b) [123].	50
Fig. 2.28: Annular enclosed layout topology with the decomposition of the broken corner square MOSFET into edge (T1), corner (T2), and linear corner.	51
Fig. 2.29: Gate-enclosed circular transistor shape.	52
Fig. 2.30: Basic top-view layout of conventional CGT (a) and its cross section (b).	53
Fig. 2.31: O-CGT layout top view (a) and its alternative physical design (b).	54
Fig. 2.32: Physical design example of standard MOSFET (I) and gate-enclosed MOSFET device (II) [118].	56
Fig. 2.33: Representative cross section of leakage current path between source and drain of the same device (intra-device) (a), and between adjacent n-well regions of different devices (inter-device) (b).	56
Fig. 2.34: The 3D numerical simulation of longitudinal electrical field (LEF) along the channel of the diamond layout shape MOSFET (a), diamond channel electrically treated as a parallel association of an infinite number of MOSFETs (PAMDLE) with the infinitesimal width (dy) and different channel length (L_i).	57
Fig. 2.35: The ellipsoidal layout (a) and its superior view (b) with the indications of the LEF vector components in its structure, where L_{short} and L_{long} are the smallest and the highest dimensions of the channel length and W is the channel width, respectively.	59
Fig. 2.36: Picture of an ELS MOSFET composed by infinite MOSFETs with aspect ratio of dy/L_i , used to calculate the $L_{eff,ELS}$.	61
Fig. 2.37: Waffle MOSFET structures with the interconnection for the source and drain terminals oriented diagonal (a) or orthogonal (b).	62
Fig. 2.38: The 2D cross diagonal waffle structure.	63
Fig. 2.39: The current mirror topology laid as waffle structure.	64
Fig. 2.40: Layout view of the wave MOSFET structure (a) and its composition/realization (b).	65

Fig. 2.41: An example of the Z layout gate shape MOSFET.....	66
Fig. 2.42: The conventional rectangular gate layout shape (a), the enclosed gate layout shape (b), the Z gate layout shape (c).....	67
Fig. 2.43: Layout representatoin of cylindric gate shape (a) and its cross-section (b) along c-c' cutting line.....	68
Fig. 2.44: Illustration of CGAA-NW MOSFET with the stacked channels (nanowires) to increase drain current capability.....	70
Fig. 2.45: 3D trapezoidal FinFET view (a), 2D cross-section of trapezoidal FinFET (b).	70
Fig. 2.46: Improvement of I_{on} as a function of the W_{fin} with different W_{fin}	71
Fig. 3.1: Photos of the measured sample directly on the wafer.....	84
Fig. 3.2: Advanced wafer probing machine.....	85
Fig. 3.3: Probe card (a) and route planning of probe wires (b).	86
Fig. 3.4: Precision semiconductor parameter analyzer Agilent 4156C [161].	87
Fig. 3.5: Diamond Layout Style (DLS) of the general N channel MOSFET structure (a) 2D top-view of the structure, (b) 3D side-view of the structure.	90
Fig. 3.6: Measurement setup – flow chart.	91
Fig. 3.7: Sample ready for for-point measurement.	92
Fig. 4.1: An example of conformal mapping. (a) before transformation (b) after transformation	97
Fig. 4.2: A DLS structure (a) split into two trapezoidal layout shapes (b). ..	99
Fig. 4.3: Schwarz-Christoffel mapping of a trapezoid (a) onto a rectangle (c) by mapping through upper-half of the z-plane (b).	101
Fig. 4.4: SC mapping theorem from half z-plane onto a polygon in w-plane	103
Fig. 4.5: Calculated error of effective aspect ratio $(W/L)_{eff}$ depending on angle α between SCT model (solid line) and LPEs (LCE+PAMDLE) model (dashed line) respectively and numerically simulated aspect ratio (MATLAB simulation).....	106
Fig. 4.6: The flowchart calculation of the theoretical drain current gain given by Schwarz-Christoffel transformation.....	111
Fig. 4.7: Potential examples of the RLS, DLS respectively of MOS transistor for $(W/L)_{eff}$ equal to 1.0	113

Fig. 4.8: Current density examples of the RLS, DLS respectively of MOS transistor for $(W/L)_{\text{eff}}$ equal to 1.0	114
Fig. 4.9: Photography of the DLS NMOS transistor with the angle = 100° (a) and its pad out connections for four points measurements (b) ...	116
Fig. 4.10: Measurement results of performance improvement of the drain-source current in the saturation region of the DLS MOS transistor given from measured data	118
Fig. 4.11: A drain-source current enhancement in the saturation region of the DLS MOS transistors described by SCT model and TCAD simulations.....	120
Fig. 4.12: Calculated error of the drain-source current between simulated and calculated results	121
Fig. 4.13: A comparison of drain-source current enhancement given by theoretical calculation based on Schwarz-Christoffel transformation (blue line), TCAD simulations (yellow line), and measurement on samples in BCD 160 nm technology (red crosses).....	122
Fig. 4.14: A comparison of drain-source current enhancement given by theoretical calculation based on Schwarz-Christoffel transformation (yellow line), and measurement on samples in BCD 160 nm technology (black crosses T = 25°C, blue crosses T = -25°C and red dots T = 75°C).	123
Fig. 4.15: Comparison of the effective threshold voltage decreasing for DLS MOSFETs with the different effective aspect ratio $(W/L)_{\text{eff}}$	130
Fig. 4.16: Contour plot of effective threshold voltage variation ($\delta V_{\text{th,eff,approx}}$) as a function of angle α and effective aspect ratio $(W/L)_{\text{eff}}$	132
Fig. 4.17: Transfer characteristics of DLS MOSFETs with angle $\alpha = 180^\circ$ (blue), 120° (brown), 100° (orange), and 80° (green).....	134
Fig. 4.18: Transfer characteristics of DLS MOSFETs with angle $\alpha = 180^\circ$ (blue), 120° (brown), 100° (orange), and 100° (green) – in details.	134
Fig. 4.19: Transfer characteristic of DLS MOSFET with angle $\alpha = 180^\circ$..	135
Fig. 4.20: Transfer characteristic of DLS MOSFET with angle $\alpha = 180^\circ$ (detail).....	135
Fig. 4.21: Transfer characteristic of DLS MOSFET with angle $\alpha = 120^\circ$..	135
Fig. 4.22: Transfer characteristic of DLS MOSFET with angle $\alpha = 120^\circ$ (detail).....	135

Fig. 4.23: Transfer characteristic of DLS MOSFET with angle $\alpha = 100^\circ$.	135
Fig. 4.24: Transfer characteristic of DLS MOSFET with angle $\alpha = 100^\circ$ (detail).....	135
Fig. 4.25: Transfer characteristic of DLS MOSFET with angle $\alpha = 80^\circ$...	135
Fig. 4.26: Transfer characteristic of DLS MOSFET with angle $\alpha = 80^\circ$ (detail).....	135
Fig. 4.27: A Comparison of changes threshold voltage given by TCAD simulation, analytical approximation, and measurement.....	136

LIST OF TABLES

Tab. 2.1: Comparison of electronic properties of Si with GaAs, GaN, SiC [64], Ge, InAs [65], and diamond [66].....	21
Tab. 2.2: Summary of the constant field scaling and the generalized scaling rules.....	24
Tab. 2.3: Static dielectric constant K and experimental bandgap for gate dielectrics.....	37
Tab. 2.4: The ELS MOSFET and RLS MOSFET dimensions, A_{gate} , L_{eff} , and the L_{eff} reduction in relation to the RLS MOSFET in counterpart in percentage due to the PAMDLE effect calculated by equation (2.46).	60
Tab. 2.5: The parameters that were used for the device's simulation.....	67
Tab. 3.1: Voltage Range, Resolution, and Accuracy (HRSMU = High Resolution Source Monitor Unit).	87
Tab. 3.2: Current Range, Resolution, and Accuracy (HRSMU).	88
Tab. 4.1: Analysis of effective aspect ratio $(W/L)_{\text{eff}}$ for both LPEs and SCT cases of the DLS with various angles α	107
Tab. 4.2: Dimensions of the measured and fabricated MOS transistors in BCD 160 nm technology.....	117
Tab. 4.3: Sample data of the enhancement saturation drain-source current I_{DS} for both TCAD simulations and analytic calculations of the DLS MOS transistor for the various angles α , the same aspect ratio equal to 2.0 and the same active area.....	119
Tab. 4.4: The simulated effective threshold voltage changes $(\delta V_{\text{th,eff,TCAD}})$ of DLS MOSFETs for different effective aspect ratios $(W/L)_{\text{eff}}$	130
Tab. 4.5: The measured effective threshold voltage changes $(\delta V_{\text{th,eff,meas}})$ of DLS MOSFETs for different effective aspect ratios $(W/L)_{\text{eff}}$	133
Tab. 4.6: Summary of the effective threshold voltage changes of DLS MOSFETs for effective aspect ratio $(W/L)_{\text{eff}}$ equal to 2.0 and different angles α	136

LIST OF ABBREVIATIONS

Parameter	Unit		Description
2D	(-)	Two Dimensional
3D	(-)	Three Dimensional
A	(m ²)	Active channel area of MOSFET
B	(-)	Bulk terminal of MOSFET
CGAA	(-)	Cylindrical Gate-All-Around
C_{GD}	(F)	Gate-drain parasitic capacitance
C_{GS}	(F)	Gate-source parasitic capacitance
CMOS	(-)	Complementary MOS
C_{ox}	(F)	gate oxide capacitance
D	(-)	Drain terminal of MOSFET
DC-DC	(-)	Direct Current to Direct Current
DIBL	(-)	Drain-Induced Barrier Lowering
DLS	(-)	Diamond Layout Shape
DMOS	(-)	Drain extended MOS
DUT	(-)	Device Under Test
ELT	(-)	Enclosed-Layout Transistor
FEM	(-)	Finite Element Method
FOM	(-)	Figure-of-merit
G	(-)	Gate terminal of MOSFET
GAA	(-)	Gate-All-Around
GIDL	(-)	Gate-Induced Drain Leakage
GPS	(-)	Global Positioning System
HV	(-)	High Voltage
IC	(-)	Integrated Circuit
I_D	(A)	Drain current of MOSFET
ITRS	(-)	International Technology Roadmap for Semiconductors
k_B	(JK ⁻¹)	Boltzmann constant ($k_B = 1.38 \cdot 10^{-23}$ JK ⁻¹)
L	(m)	Length of MOSFET
LDDMOS	(-)	Low Doped Drain MOS
LOCOS	(-)	Local Oxidation of Silicon
LP	(-)	Low Power
LPEs	(-)	LCE+PAMDLE
MOS	(-)	Metal Oxide Semiconductor

MOSFET	(-)	MOS Field Effect Transistor
n_i	(ions m ⁻³)	intrinsic doping concentration of silicon ($n_i = 1.45 \cdot 10^{10} \text{ cm}^{-3}$)
N_{ch}	(ions m ⁻³)	is a channel doping
N_A	(ions m ⁻³)	acceptor impurity density in silicon
N_D	(ions m ⁻³)	donor impurity density in silicon
NC	(-)	Negative Capacitance
PZT	(-)	Piezoelectric polycrystalline
O-CGT	(-)	overlapping circular-gate transistor
q	(C)	magnitude of the electron charge ($q = 1.602 \cdot 10^{-19} \text{ C}$)
R&D	(-)	Research and Development
RESURF	(-)	Reduced Surface Field
RF	(-)	Radio Frequency
RGT	(-)	Rectangular Gate Transistor
RHDB	(-)	Radiation Hardening by Design
RLS	(-)	Rectangular Layout Shape
S	(-)	Source terminal of MOSFET
SC	(-)	Schwarz-Christoffel
SCT	(-)	Schwarz-Christoffel Transformation
SG	(-)	Surrounding Gate
Si	(-)	Silicon
SoC	(-)	System-on-Chip
STI	(-)	Shallow Trench Isolation
T	(K, °C)	Temperature
TCAD	(-)	Technology Computer-Aided Design
t_{ox}	(m)	gate oxide thickness
TID	(-)	Total Ionizing Dose
VLSI	(-)	Very Large Scale Integration
V_{bi}	(V)	Built-in voltage of MOSFET
V_{BD}	(V)	Breakdown voltage of MOSFET
V_{BS}	(V)	Bulk-Source voltage of MOSFET
V_{GS}	(V)	Gate-Source voltage of MOSFET
V_{D}	(V)	Drain voltage of MOSFET
V_{DS}	(V)	Drain-Source voltage of MOSFET
V_{Dsat}	(V)	Drain saturation voltage of MOSFET
V_{DD}	(V)	Supply voltage
V_{FB}	(V)	Flatband voltage of MOSFET
V_{th}	(V)	Threshold voltage of MOSFET
$V_{\text{th,eff}}$	(V)	Effective threshold voltage of MOSFET

W	(m)	Width of MOSFET
(W/L)	(-)	Aspect ratio of MOSFET
$(W/L)_{\text{eff}}$	(-)	Effective aspect ratio of MOSFET
x_j	(m)	Junction depth of MOSFET
α	($^\circ$)	Angle in diamond layout structure
γ	($V^{1/2}$)	body effect of MOSFET
ϵ_0	($F\ m^{-1}$)	vacuum permittivity, $\epsilon_0 = 8.854 \cdot 10^{-12}\ F\ m^{-1}$
ϵ_{ox}	($F\ m^{-1}$)	permittivity of oxide
ϵ_{Si}	($F\ m^{-1}$)	permittivity of silicon
ϵ_r	(-)	relative permittivity of a material
ϕ_p	(V)	channel/bulk potential

CHAPTER 1

INTRODUCTION

1.1 MOTIVATION

NOWADAYS, the criteria for ecology and vital environment protection are rigorous and must be respected. The 2030 Agenda for Sustainable Development [1] provided a clear direction that the world must aim to tread a more economically, socially, and environmentally sustainable path. Except for the other, the plan is focused on improving the life quality for everyone and protecting our environment [1]. Currently, there is also think about the area of resource extraction in outer space [2] because, in extremes cases, mining on Earth also has not a positive impact on vital environment and ecology.

The idea of a technology roadmap for semiconductors can be traced back to a paper [3] by Gordon Moore in 1965, in which he stated that the number of components that could be incorporated per integrated circuit would increase exponentially over time. This would result in a reduction of the relative manufacturing cost per function, enabling the production of more complex circuits on a single semiconductor substrate. Since 1970, the number of components per chip has doubled every two years. This historical trend has become known as “Moore’s Law”.

However, despite the established rules, our initiative can prevent potential life disasters, as it is in this work. Therefore, this work focuses on research into improvements in the electrical performances of integrated Metal Oxide Semiconductor Field Effect Transistors (MOSFETs) [4, 5], which will ultimately reduce both environmental pressure and financial costs in the production of integrated circuits. Reducing manufacturing costs and pressure on the environment is achieved by using smaller silicon wafer surfaces while retaining the original chip functionality. It can be achieved by using the advanced diamond layout shape of MOS transistors (DLS MOSFETs) in the integrated circuits [6-8] such it is presented in this thesis.

Moreover, there is currently significant demand for analog high-frequency integrated circuits (ICs) with a chip area on a die as small as feasible [9]. This specific requirement can be realized by using DLS MOSFET as well. Typical applications of these ICs are for example DC-DC (Direct Current to Direct Current) converters for example in Bluetooth communication [10], touch-screen controllers in smart mobile phones [11], or power switches controllers in electronic fuses [12], where the key components should have the parasitic capacitance as small as possible. These parts include any analog circuit that switch-on/switch-off an analog control device. For example, it could be a power MOS (Metal Oxide Semiconductor) as a discharge device. In the switch-on/switch-off operation, there should be charged/discharged parasitic capacitance of the discharge devices. It has two impacts on applications. The first one is decreasing the maximal frequency of application systems for the specified current consumption. The operation cycle consumes additional electrical energy (e.g., from a battery of mobile phones) in each switching period. The next impact on applications is decreasing the lifetime of the mobile devices due to limited power energy in the battery, that is discharged by the switching frequency [13]. Into the category of mobile devices, we can sort devices such as (smart) mobile phone, (smart) watches, tablets, mobile GPS (Global Positioning System) devices, and so on.

Since the active area of the MOS Field Effect Transistor (MOSFET) has a direct influence on parasitic capacitance [14], the most effective way to improve these undesirable effects is to use different layout topologies that decrease the area of the MOSFET and keep or have better electrical performances. Moreover, the smaller active area of silicon dies allows to create smaller products, such as the smallest wireless sensor node for accurate cellular temperature measurement, which has just (360x400x150 μm) [15], or it opens market for the new applications such as electronic medical pills [16]. Considering the previous requirements, in this thesis is reported possibility how to satisfy the requirements.

Therefore, this thesis focuses on an exciting topic, which is how to improve the electrical performances of MOSFETs in integrated circuits by physical mask design. **For this goal: the precise innovative analytical description of the effective aspect ratio of DLS MOSFETs is described for the first time, the improvements in the electrical performances of the DLS MOSFETs have been calculated, simulated, and measured in 180 nm BCD technology process, and the precise model of the effective threshold voltage has been numerically approximated, simulated, and compared with the measured data.**

1.2 THESIS OUTLINE

This thesis is divided into five chapters, the first of which is this short introductory chapter, which describes the motivations, aims of this thesis, author's scientific contributions and state of the art. Next, chapter 2 discusses the problems in the scaling of integrated circuits and reviews different MOSFET gate layout shape architectures. Following this, chapter 3 describes the design and methodology adopted by this research to achieve the aims and objectives stated in section 1.3 of Chapter 1. Chapter 4 reports all the innovative results achieved in this doctoral thesis, such as innovative analytical description of the effective aspect ratio of DLS MOSFET, improvements in the electrical performances of the DLS MOSFET by physical mask design, and the new precise model of the effective threshold voltage changes in the DLS MOSFETs. Finally, chapter 5 discusses the conclusions arising from the finding of this thesis and proposes future work.

1.3 AIMS OF THIS THESIS

The aim of this thesis is to investigate and describe the way, how to improve electrical performances of MOSFETs' in integrated circuits. The main goals of this thesis are the following:

- Investigate how to improve electrical performances of MOSFETs' in integrated circuits by physical mask design without complex structural modification.
- Develop and innovatively describe the lateral DLS MOSFET structure with better performance in comparison with the standard rectangular layout shape MOS transistor.
- Investigate and develop an innovative approach that analytically describes the effective aspect ratio of DLS MOSFETs.
- Define a new expression, which continuously describes the DLS MOSFETs in the whole range of DLS MOSFETs angles.
- Research the improvements in the electrical performances (the drain-source current) of the DLS MOS transistors by the analytical model, 3D-TCAD simulations and measurement on real silicon samples.
- Research and develop a new model of the interesting phenomenon related to the effective threshold voltage changes in the diamond layout shape MOS transistors.

All the above-mentioned goals are innovative, new, and never have been published before. These goals represent a possible new trend in semiconductor integrated circuits that improve MOS transistors' electrical performances, define a new methodology, and an innovative DLS MOSFET expression. The objectives further investigate and develop a new model of an interesting phenomenon related to effective threshold voltage changes in DLS MOS transistors.

1.4 AUTHOR'S SCIENTIFIC CONTRIBUTIONS

The aims of this thesis are specified in the previous section of this Chapter 1, and the author's scientific contribution are highlighted in this part. The author's scientific contributions that have been achieved in this thesis are:

- **Analytical description of the effective aspect ratio of DLS MOSFETs**

The new innovative analytical expression and methodology of calculating the effective aspect ratio of the MOSFET with the diamond layout shape gate pattern is described this thesis in section 4.1 for the first time. There has been used an innovative approach based on the conformal map function. As the conformal map function, the Schwarz-Christoffel transformation has been used. Both the new methodology and the new innovative analytical model, respectively, are described in section 4.1.2, verified with the 3-D TCAD simulations in section 4.1.3, and compared with the different methodology in section 4.1.4. The important results are described in section 4.1.5. All the mentioned results have been published in the impacted journal [6] **IEEE Transactions on Electron Devices, 2019, (Quartile 1)**.

- **Improvements in the electrical performances of the DLS MOS transistors**

The improvements in the electrical performances of the DLS MOSFETs are described in section 4.2 of this thesis for the first time. In sub-section 4.2.2, there is illustrated the theoretical drain-source current enhancement, and in the sub-section 4.2.3 is described the 3-D TCAD simulations of the drain-source current enhancement. Also, it has been measured on the real silicon samples fabricated in the BCD

160 nm technology process (section 4.2.4). All the theoretical, simulated, and measured data has been compared and summarized in section 4.2.5. The measurement results have been presented at an international conference [17] **IEEE Proceedings of the 25th International Conference on Applied Electronics, 2020**, and the complete data results have been published in the impacted journal [7] **IEEE Transactions on Electron Devices, 2020, (Quartile 1)**.

- **Precise model of the effective threshold voltage changes in the DLS MOSFETs**

The interesting phenomenon related to the effective threshold voltage changes in the diamond layout shape MOS transistors has been observed. This phenomenon has been analytically approximated by the new expression for the first time (section 4.3.3) and verified with the measured data in 4.3.4. All the important data are compared in section 4.3.5 and published in [8] **IEEE Transactions on Electron Devices, 2020, (under review, Quartile 1)**.

1.5 STATE OF THE ART

Since 1971, the number of functional components (transistors, capacitors, etc.) per chip has exponentially increased (doubled practically every two years), and this historical trend was widely accepted by the chip fabrication community (International Technology Roadmap for Semiconductors – ITRS), as a Moor Law. The ability of the semiconductor industry to follow with the Moor’s Law has been the engine of the strong cycle: transistor scaling delivers a better performance-to-price ratio, and it drives exponential growth in the semiconductor market. This, in turn, allows for further investment in semiconductor technologies that support further scaling. For example, software growth makes Moor’s law possible. Why? Because people buy new hardware because the software requires it [18]. To remember, in 1971 Intel, that time not a well-known small company, released its first-ever microprocessor, the 4004. The chip, sized 12 mm^2 , contained 2 300 transistors spaced by $10\text{ }\mu\text{m}$ gaps. To compare, the latest Intel IC product, the 10-core Intel® Core™ i7 64-bit Extreme Edition processor, being only about x10 larger than the 4004, provides incredible computing power, having several billion transistors at a spacing of 10–14 nm [19]. In the case of uses smaller technology nodes, there should be kept in mind the problems in technology scaling. Section 2.1 “Problems in Scaling” provides more details on this interesting and important topic.

The semiconductor IC's surface areas have been increasing, although there are opportunities to use the latest scaled-down technologies nodes with smaller and smaller surface areas of used IC functional components. This is because current and future ICs are becoming more complicated than they have been in recent years [20]. So, the higher complexity of the ICs thus leads to an increase in their total surface area. Of course, the increased surface area of ICs also increases the costs of the final products. Therefore, many research and development (R&D) centers are looking for ways, how to save the costs of the final products. The general solution of it is to reduce the surface area of the MOSFET, but the same or better electrical

performance should be maintained. As has been mentioned before, it can be achieved by using the proposed diamond layout shape MOS transistor which is the topic of this work.

Recent growth in the smart-power applications, wireless communication functionalities, mobile communication and other electronic systems in different CMOS technologies handling different functionalities like voltage regulation, signal conditioning, data conversion, and digital processing is one of the driving factors for advanced system-on-chip (SoC) solution [21–23] on the same silicon substrate. Accordingly, various subsystems, such as power management and RF (radio frequency) power amplifier, need to be fabricated using standard silicon process. However, exists other technologies using either GaN high-electron mobility transistors or SiC-based power MOSFETs due to their higher operation temperature, carrier mobility and breakdown voltage (V_{BD}) compared with silicon-based devices [24]. The integration of these GaN or SiC devices on the silicon substrate is not trivial [25]. Furthermore, difficulty in scaling of these compound semiconductor devices is also reported in [26]. Hence, for CMOS-based advanced SoCs, a Si-based design is still of interest and is discussed in this work. The following part summarizes the pros and cons of the current methods, how to get better MOSFETs performances for low voltage applications fabricated in CMOS technologies on silicon-based design.

In [27] is presented a solution, uses a negative capacitance (NC) as a universal digital and analog performance booster for complementary MOS transistors. A ferroelectric capacitor interconnecting with the gate stack of an MOS transistor creates a series connection and increases the total capacitance of the gate. In this approach, the gate stack is not a passive part of the transistor anymore and contributes to signal amplification. Specifically, the series structure brings an abrupt increase in the differential charge in the internal node by changing the gate voltage, thus providing a step-up voltage transformer [28, 29]. The ferroelectric performs two separate NC regions, demonstrating a zig-zag polarization

characteristic. This mainly happens due to the fact that the piezoelectric polycrystalline (PZT) is showing two main polarization domains and a multi-domain ferroelectric capacitor in steady states cannot hold more than one negative capacitance domain at a time [30, 31]. As a result, the manifested polarization characteristic of the multi-domain ferroelectric is different from the S-shaped curve which is expected for a single-domain ferroelectric. Thus, the drawback of this NC-FET is in the hysteretic behavior due to the NC effect. This is trade-off between the hysteretic behavior and the performance-boosting.

In [32, 33] are presented methods that improve DC and RF behavior of drift MOS transistors. The drift MOS transistor is a high-voltage device of which the fabrication process is compatible with the standard CMOS processing steps. In many publications, the authors use different names for the same structures. For that reason, this work will be synchronized according to the naming convention as follows:

- The LDDMOS (Lightly Doped Drain/Source MOS) is a MOSFET that has a lightly doped (N^-/P^-) drain (LDD) below a spacer oxide region between the drain (N^+/P^+) terminal and the gate [34]. That region is shorter in comparison to drain-extended MOSFET.
- The drift MOS is a MOSFET that has LOCOS, FOX or STI between drain and gate terminal [35, 36].
- The drain-extended MOSFET [37] is a MOSFET that has an extended long region between the drain (N^+/P^+) terminal and the gate. That region is low doped and like a region in LDDMOS, but there is necessary to have special one extended mask.
- The LDMOS is a lateral double diffused MOSFET, also known as the DMOS. This kind of MOSFET has a lightly-doped region below the source terminal known as a P_{body} for NLDMOS or N_{body} for PLDMOS [38].

The upper drift MOS transistors have been detailed analyzed with other high-voltage MOS structures such as drain-extended MOS devices in [39]. Drift MOS transistors can sustain high terminal breakdown voltages due to the reduced surface field (RESURF) action, which makes it suitable for high-power applications [40], high-voltage line drivers or level shifters [41]. However, in that paper is written: to have better performances of drift MOS transistors, it is necessary to reduce the electron density under the drain N^+ concentration doping. It has been realized by increasing the diffusion length of the drain terminal. Thus, the total area of the improved drift MOS is bigger than the standard drift MOS transistor, and this is the drawback of this improvement. Moreover, the drift MOSFET area is greater in comparison to standard MOSFET, which is fabricated with the same primary mask set for not high-voltage applications.

Nowadays, there is also a trend to improve the electrical performances of silicon-based MOSFET transistors through various vertical trench topologies, such as the conventional trench MOSFET, double trench MOSFET or for example superjunction trench MOSFET [42]. The source and drain terminals of the vertical trench MOSFETs are located on the opposite sides of the chip wafer. For this reason, the vertical trench MOSFET can be realized as discrete components, and this is not within the scope of this work. These trench MOSFETs are useful for high-voltage applications where hundreds and thousands of volts are needed as a discrete component [43].

Another category leading to improved performances of MOSFETs uses superjunction (SJ) topology [44]. SJ MOSFETs can be realized in such vertical structure as well as lateral structures. The vertical SJ structure has consisted of multiple P^- and N^- columns (pillars) to allow a higher drift region (N^- columns for SJ N-LDMOSFET) doping concentration than conventional power MOSFETs. The highly doped N^- column directly reduces the specific on-resistance. As a charge compensation concept, the excess charge in the N^- column is counterbalanced by the adjacent charges in P^- column, and thus high breakdown voltage is maintained

due to high vertical electric field distribution [45]. The SJ structure breaks the traditional silicon limits for breakdown voltage and specific on-resistance in power MOSFETs. In [46] is reported study between vertical Si SJ MOSFETs and vertical GaN SJ MOSFETs, where breakdown voltage is $V_{BV, Si} = 0.6 \sim 1.2$ kV and $V_{BV, GaN} = 2.7$ kV, respectively and specific on-resistance $R_{on, sp} = 2 \sim 10$ m Ω cm² and $R_{on, sp} = 0.78$ m Ω cm², respectively. The vertical SJ topologies cannot be used for very large scale integration (VLSI) onto a single chip due to its vertical topology. This topology is very useful for a realization of discrete components.

Such an example of superjunction topology is a lateral conventional superjunction LDMOS (CSJ LDMOS) and a lateral superjunction trench LDMOS (SJT LDMOS) [47]. In this case, the CSJ LDMOS has break-down voltage 169 V, and the other one has improved break-down voltage up to 218 V. SJT LDMOS has also improved specific on-resistance ($R_{on, sp}$) by decreasing it up 20% ($R_{on} = 9.28$ m Ω cm²). The disadvantage of these LDMOSes is their manufacturing process since two independent wafers are needed for their final implementation. These wafers are later folded to form one SJT LDMOS. It is a very expensive and critical step for mass production, and moreover it is not suitable for low-voltage applications as it has been recommended for the V_{GS} higher than 5 V [47]. The similar results have been reached in [48], where double trench-gate drift MOSFET has been studied. Its break-down voltage and specific on-resistance have been $V_{BD} = 182$ V and $R_{on, sp} = 0.96$ m Ω cm², respectively. Of course, it depends on the doping concentration of a MOSFET. For this kind of MOSFET, the disadvantage is a much bigger structure in comparison to standard LDDMOSFET for not high-voltage applications.

The other categories are FinFETs and gate-all-around (GAA) MOSFETs structures. Let remind, over a span of decades, the scaling of CMOS technology has been a primary focus of the semiconductor industry in order to reduce the cost per function, increase speed, and reduce power [49]. The CMOS scaling was initially accomplished by shrinking device physical feature sizes [50], in particular, gate-

length, and enabled by process innovations, such as scaled gate dielectrics, improved junction profiles, and new contact materials [51]. After many scaling steps, the scaling was not possible anymore, and therefore, the new FinFETs and GAA MOSFETs structures have been developed. The typical applications for them are in developing digital functional circuits such as different SRAM cell topologies [52], burst clock generator [53], but also, untypically, it could be used, such as bandgap references [54, 55]. The uses drawback of FinFETs and GAA MOSFETs (nanowires) for analog circuits is mainly in a dramatically higher source/drain resistance, and higher C_{GS} and C_{GD} parasitic capacitance. C_{GS} and C_{GD} are higher due to gate coupling to the trench diffusion contacts and to the epitaxial source/drain fill between fins. As a fin width of FinFETs (W_{fin}) is a small fraction of the fin pitch, junction capacitance to the wells is reduced, but the vertical well resistance is much higher. Finally, self-heating is worse given the higher area density of device currents [56]. In addition, the process variability accuracy of too small parts, such as FinFET's and nanowire's parts, is very low [57, 58]. Therefore, the FinFETs are desired for ultra-low voltage designs such as digital topologies (SRAM, clock generators, etc.) and not for analog circuits with the partially higher power requirements. Currently, innovation studies focus on the elimination of Gate-Induced Drain Leakage (GIDL) and off-state gate-leakage [59]. The off-state gate-leakage is dominant for sub-micron technologies, and it is also a limiting factor in achieving ultra-low current consumption [60] of digital blocks. In the case of FinFETs, there is a possibility to have the width of the gate W_{fin} only in a few nanometers $W_{fin} = 6 \text{ nm}$ [60], and the same, of course, is valid as well as for nanowires (GAA).

So far, in this work, the improvements in the electrical performances of planar MOSFETs have been realized by complex structural modifications. These modifications have increased the active area of the MOSFETs (such as, for example, in the case of drift MOSFETs, drain-extended MOSFETs, etc.) or significantly changed its current-voltage (I - V) characteristic (NC-FETs). These modifications increase MOSFETs breakdown voltages or change the character of MOSFETs

output characteristics. It means, they do not increase the electrical performances of planar MOSFETs in terms of boosting current-voltage characteristics, and thus do not help in improvements in the electrical performances in both low power and low voltage applications, respectively. In other non-planar technology processes, such as the “3D” transistor, the modifications are suitable for ultra-low voltage applications. Into this category are sorted for example FinFETs, GAA MOSFETs, etc. However, these modifications cannot be realized in planar technologies. Therefore, here the question arises on how to improve the electrical performances of planar MOSFETs. Such as a promising way, how to improve the electrical performances of low voltage MOS transistors, is to change/modify its gate shape. As highlighted in section 2.2 “Review of Different MOSFET Gate Shape Architectures”, the gate modification is a very actual topic and it is often discussed in terms of the improvements of electrical performances of the MOS transistors. Not all possible modifications have been detailed described and therefore, it needs to be explored in more details such it is in this thesis.

CHAPTER 2

TECHNICAL BACKGROUND

THIS technical background chapter demonstrates a thorough knowledge of the interesting field and provides arguments to support the study focus. The aim of this chapter is to delineate various theoretical positions and from these to develop a conceptual framework for the generation of hypotheses and setting up the research question.

The topic of this dissertation is to improve the electrical performances of planar MOSFETs in integrated circuits by physical mask design. The main goal of the improvements is to strengthen the output characteristics of MOSFETs or, in other words, to maintain the electrical performances of MOSFETs, but to use smaller active areas of MOSFETs for it. The following text proposes two different ways how to achieve this.

The first way how to save MOSFETs' areas and keep the same MOSFETs' performances is to down-scale the process. It allows us to maintain the original MOSFETs' performances and use the smaller MOSFET's active area for it. In the down-scaling process, there is a trade-off between the boosting, cost, and problems during the downscaling. Therefore, the following sections discuss the scaling

problems of MOSFETs such as technology field scaling theory, gate oxide variation, gate leakage, SCE, DIBL, GIDL, high-k, low-k, and other undesirable effects such as TID, and hump effect.

The second way how to save the areas and keep the same MOSFETs' performances is to modify the physical masks. Based on that, the other part of the next section presents various layout topologies of the MOSFETs such as circular gate shape with overlapping, cylindrical gate layout shapes, diamond layout shapes based on the "Longitudinal Corner Effect", enclosed layout shapes (square enclosed layout topologies, rectangular enclosed layout topologies, annular enclosed layout topologies, circular enclosed layout topologies), ellipsoidal gate shapes, octagonal gate shapes, trapezoidal gate shapes, waffle gate shapes, wave gate shape, Z gate shapes, which lead to better electrical performances of transistors.

This chapter reviews two different methods of MOSFETs' improvements in electrical performances in terms of mentioned requests to the silicon area. The first method is related to the technology process step, and the second one is related to the geometry modification of the MOSFETs' gate shape. Therefore, this chapter is organized as follows. The first section 2.1 ("Problems in Scaling") describes the problems that become with the IC technologies process downscaling for MOSFET devices and also describes a few specific parasitic effects of MOSFETs. The second section 2.2 ("Review of Different MOSFET Gate Shape Architectures") reviews many different MOSFET gates shape topologies resulting in improvements in electrical performances of MOS transistors.

2.1 PROBLEMS IN SCALING

CMOS technology scaling has been a primary key for continuous progress in the silicon-based semiconductor industry. Scaling is followed by Moore's Law that provides a simple rule for transistor design to increase circuit density (Fig. 2.1) and speed for a few decades for digital design parts such as microprocessors units, SRAM, DRAM [61]. The improved circuit performances and density enable more complicated functionalities that require more integrated transistors on one single chip. However, as device scaling continues for the 21st century, it turns out that the historical growth doubled circuit density and increased performance followed by Moore's Law cannot be maintained only by the conventional scaling theory. Increasing leakage current does not allow further reduction of threshold voltage, which in turn prevents further supply voltage scaling for the speed improvement. Higher electric fields generated inside of the transistor worsen device reliability and increase leakage currents. Moreover, the required high channel doping causes significant challenges such as mobility degradation and random dopants induced threshold voltage fluctuations [62].




Fig. 2.1: Transistor count per different microprocessors of many vendors (blue circle symbol), transistor per square millimeter of different microprocessors of many vendors (orange diamond symbol), data from [61]

There is a question, why we do not use another material instead of silicon that can partially overcome the upper issues. There is the answer: One of the most important reasons for why the silicon is the most popular material is that billions of dollars and incredible amounts of time have been invested over the past several decades perfecting the process of making very reliable, ever smaller transistors with millions and sometimes billions of working transistors per chip. So even if another material could be better than silicon, a huge amount of time (many years) and money (billions of dollars) would still be needed to refine the designs and manufacturing processes [63]. Tab. 2.1 presents a comparison of the electronic properties of Si with GaAs, GaN, SiC [64], Ge, InAs [65], and diamond [66]. As we can see, the optimal material for the HV applications is 6H-SiC, or diamond which have a breakdown field equal to 3.2 MV cm^{-1} or 10 MV cm^{-1} , respectively. Moreover, the diamond has the highest thermal conductivity that is important for HV applications. Otherwise, for the low voltage applications, the germanium (Ge) material is the most optimal, since it has a very low bandgap equal to 0.66 eV. Although Ge has a very low bandgap, the drawback of the germanium is its very low thermal conductivity, which is three times less in comparison to silicon.

Another reason why silicon became dominant is that it is very easy to create a high quality thin insulator on the surface of a silicon chip, because you can just put silicon in a hot furnace with oxygen and it will form a thin film of silicon dioxide which performs as an excellent insulator which gave it a huge advantage when MOSFETs were first created. Modern chips are formed entirely with insulated gate MOSFET devices, this insulator is used to reduce power consumption and increase performance [63].

Some applications today such as very high-speed high-power transistors for wireless applications including communication and radar use other more specialized semiconductors including Gallium Nitride (GaN) because electrons move very quickly in GaN and the electron bonds are very tight in GaN so it can be operated up to higher voltages [67]. In contrast, the hole mobility is lower than electron

Tab. 2.1: Comparison of electronic properties of Si with GaAs, GaN, SiC [64], Ge, InAs [65], and diamond [66].

Property	Si	Ge	GaAs	InAs	GaN	3C-SiC	4H-SiC	6H-SiC	diamond
Bandgap (eV)	1.1	0.66	1.142	0.35	3.39	2.2	3.26	3	5.45
Breakdown field @ $T = 300$ K (MV cm ⁻¹)	0.6	0.1	0.6	0.002	3.3	1.5	3	3.2	10
Electron mobility @ $T = 300$ K (cm ² V ⁻¹ s ⁻¹)	1 100	3 900	6 000	40 000	1 000	750	800	370	2 200
Hole mobility @ $T = 300$ K (cm ² V ⁻¹ s ⁻¹)	420	1 900	320	500	200	40	115	90	850
Saturated electron drift velocity (cm s ⁻¹)	1x10 ⁷	6x10 ⁶	1x10 ⁷	3.5x10 ⁷	2.5x10 ⁷	2x10 ⁷	2x10 ⁷	2x10 ⁷	2.7
Intrinsic concentration, n_i (cm ⁻³)	1.5x10 ¹⁰	2x10 ¹³	1.9x10 ⁻¹⁰	1x10 ¹⁵	2.1x10 ⁶	6.9	8.2x10 ⁻⁹	2.3x10 ⁻⁶	~10 ⁻²⁷
Thermal conductivity @ $T = 300$ K, (W cm ⁻¹ K ⁻¹)	1.5	0.58	0.55	0.27	1.3	5	4.9	4.9	22

mobility, and therefore it is not suitable for CMOS applications. Ultra-high-speed transistors operating at up to 1 000 GHz are built with Indium Gallium Arsenide semiconductors because electrons move even faster in this material so it is very difficult for silicon transistors to match the speed, these transistors may be used someday for ultra-high-speed wireless communication links with far more bandwidth than is possible today [68].

The excellent graphical overview of high-speed and high-power transistors uses different materials is shown in the following Fig. 2.2. There is shown, the best material for high-speed and high-power applications is GaN on SiC substrate. The GaAs and SiGe materials are useful for high-speed in low-power applications. As a compromise can be used GaN on Silicon substrate. For middle-high-speed and high-power applications can be used Silicon LDMOS transistors.




Fig. 2.2: A process technology comparison of microwave frequency range power electronics [69].

2.1.1 Constant Field Scaling Theory

To increase the performances of MOSFETs, we could reduce the size of the transistors. In order to maintain the electric field in MOSFET devices constant, the supply voltage should decrease linearly with the linearly MOSFETs' size downscaling. On the other side, the doping concentration should increase linearly with the linearly size downscaling. Just in this way, the downscaling keeps the




Fig. 2.3: Illustration of MOSFET miniaturization. The sketch on the right hand is the scaled device according to the constant field rule.

electric field in the device constant [70]. This a pioneer “constant field scaling” theory (Fig. 2.3) defines relations between three design parameters (supply voltage, doping concentration, and physical dimensions) of a particular generation of the transistor by the same scaling factor κ :

The scaled-down device will have a reduced supply voltage (V_{DD}/κ), vertical (t_{ox}/κ and x_j/κ) and horizontal (L/κ) dimensions, and an increased doping concentration (κN_A), as depicted in Fig. 2.3. Despite the change in those parameters, the intensity of the electric field remains virtually unchanged. It happens due to the fact, both the dimension and the supply voltage were scaled by the same ratio ($V_{DD}/L = V'_{DD}/L'$). The following Tab. 2.2 summarizes the changes in device dimensions and circuit parameters as a result of both the constant field and the generalized scaling rules.

Tab. 2.2: Summary of the constant field scaling and the generalized scaling rules.

Scaled Parameters	Constant field Scaling
$t_{\text{ox}}, L, W, x_j, W_d$	$1 / \kappa$
N_A, N_D (ions m^{-3})	κ
Power supply: (V_{DD})	$1 / \kappa$
Electric field in device: (E)	1
Capacitance: (C)	$1 / \kappa$
Inversion charge density: (Q)	1
Circuit delay time: $\tau \approx CV/I$	$1 / \kappa$
Power dissipation: (P)	$1 / \kappa^2$
Power density: ($\sim PA$)	1
Chip Area: (A)	$1 / \kappa^2$
Current, Drift: (I)	$1 / \kappa$

2.1.2 Gate Oxide Variation

The gate oxide is an insulator layer between the gate and substrate of MOSFET. The gate oxide thickness (t_{ox}) influences many crucial electrical parameters of MOS transistors such as a gate oxide capacitance (C_{ox}) (2.1), a threshold voltage (V_{th}) (2.2), a saturation voltage (V_{Dsat}) (2.3), and so also a drain current (I_{D}) (2.4). The drain current depends on the gate oxide thickness in all its operation regions: subthreshold, linear (triode) (for small V_{DS} (2.5), and for large V_{DS} (2.6)), saturation (2.8), and pinch-off.

$$C_{\text{ox}} = \frac{\epsilon_{\text{ox}}}{t_{\text{ox}}} = \frac{\epsilon_0 \epsilon_r A}{t_{\text{ox}}} \quad (2.1)$$

where ϵ_{ox} is a (absolute) oxide permittivity, ϵ_0 is a vacuum permittivity ($8.854 \cdot 10^{-12} \text{ F m}^{-1}$), ϵ_r is a relative permittivity of the oxide (relative dielectric constant), A is a surface area of the gate oxide. In the case of silicon dioxide, ϵ_r is equal to 3.9.

$$V_{\text{th}} = V_{\text{FB}} + 2|\Phi_{\text{B}}| + \sqrt{\frac{2\varepsilon_{\text{Si}}qN_{\text{A}}(2|\Phi_{\text{B}}|)}{C_{\text{ox}}}} \quad (2.2)$$

where V_{FB} is a flat band voltage, Φ_{B} is a bulk potential, q is a magnitude of the electron charge ($q = 1.602 \cdot 10^{-23} \text{ J K}^{-1}$), and N_{A} is a net ionized acceptor density.

$$V_{\text{DSat}} = V_{\text{G}} - V_{\text{th}} \quad (2.3)$$

where V_{G} is a gate voltage of MOSFET.

$$I_{\text{D}} = \mu_{\text{n}} C_{\text{ox}} \frac{W}{L} \left[\left(V_{\text{G}} - V_{\text{FB}} - 2|\Phi_{\text{B}}| - \frac{V_{\text{DS}}}{2} \right) V_{\text{DS}} - \frac{2\sqrt{2\varepsilon_{\text{Si}}qN_{\text{A}}}}{3C_{\text{ox}}} \left\{ (2|\Phi_{\text{B}}| + V_{\text{DS}})^{\frac{3}{2}} - (2|\Phi_{\text{B}}|)^{\frac{3}{2}} \right\} \right] \quad (2.4)$$

where W and L are the width and length of MOSFET, respectively. ε_{Si} is a relative permittivity of the silicon substrate, μ_{n} is an electron mobility.

$$I_{\text{D}} = \mu_{\text{n}} C_{\text{ox}} \frac{W}{L} (V_{\text{G}} - V_{\text{th}}) V_{\text{DS}} \quad (2.5)$$

$$I_{\text{D}} = \mu_{\text{n}} C_{\text{ox}} \frac{W}{L} \left[(V_{\text{G}} - V_{\text{th}}) V_{\text{DS}} - \frac{\gamma}{2} V_{\text{DS}}^2 \right] \quad (2.6)$$

$$\gamma = 1 + \frac{\sqrt{\frac{\varepsilon_{\text{Si}}qN_{\text{A}}}{4|\Phi_{\text{B}}|}}}{C_{\text{ox}}} = 1 + \frac{C_{\text{Si}}}{C_{\text{ox}}} = 1 + \frac{3t_{\text{ox}}}{d_{\text{max}}} \quad (2.7)$$

where γ is related to the body effect and is called the body-effect coefficient, d_{max} is a saturated width of the depletion region, which reaches its maximum at the effective inversion mode of MOS transistors.

$$I_{\text{Dsat}} = \frac{1}{2} \mu_n C_{\text{ox}} \frac{W}{L} (V_G - V_{\text{th}})^2 \frac{1}{\gamma} \quad (2.8)$$

In order to achieve the required current drive at an ultra-low power supply voltage in MOSFETs, aggressively modified gate dielectric with an equivalent thickness of oxide (EOT) down to 0.39 nm is required by the standard latest edition of International Technology Roadmap for Semiconductors (ITRS) [71]. In such ultrathin oxides, channel carriers can be inserted into the tunnel of a polysilicon gate through a dielectric gate material. This process electron or hole transmission by the dielectric barrier increases the leakage current of the gate exponentially with decreasing t_{ox} [72 -74]. In [75] it is expressed by the following approximate equation (2.9), where k_1 and k_2 are constant.

$$I_{\text{GB}} \approx k_1 e^{\frac{t_{\text{ox}}}{k_2}} \quad (2.9)$$

As shown in Fig. 2.4, in addition to the tunneling current from the gate-to-channel I_{GB} , the edge currents from the gate overlap with the source and drain extension, respectively, contribute to the total gate leakage current. The process of tunneling is well shown in Fig. 2.5 for NMOS transistor.




Fig. 2.4: The overall gate tunneling current is the sum all the components tunneling current namely the gate-to-source, gate-to-drain and gate-to-substrate currents.




Fig. 2.5: Gate bias dependent band diagrams and electron tunnelling in the channel (I_{GB}) and the gate edge (I_{GS} and I_{GD}); (a) $V_G > V_{th}$ (inversion mode), (b) $V_{FB} < V_G < 0$ V (depletion mode).

Moreover, the non-uniformity of the gate oxide thickness creates higher gate current leakage, and different breakdown voltage, as it is shown in Fig. 2.6. These problems occur mainly for downscaling of the transistors when the t_{ox} is lower than 2 nm [76]. For the interesting: in the case, where the t_{ox} is equal to 0.4 nm, there are just 3 atomic layers of SiO_2 . The theoretical SiO_2 monolayer thickness (one atomic layer) is equal to 1.36 Å [77, 78].




Fig. 2.6: Problems in scaling of the gate oxide thickness leads to higher leakage gate current, and different breakdown voltage.

2.1.3 Short Channel Effect (SCE)

Since the physical scaling-down mechanism enhances the MOSFETs performance, it does not exclude the short channel effect (SCE) that becomes prominent. As the channel length shrinks, the gate controllability above the channel depletion region reduces due to increased charge sharing from source/drain terminal Fig. 2.7. The SCE leads to several reliability issues, including the dependence of device characteristics such as threshold voltage on channel length. An example of threshold voltage vs. gate length for Si and InGaAs is depicted in Fig. 2.8 [79]. This




Fig. 2.7: Charge sharing in a long channel (a) and short channel (b) of MOSFET. In the case of the short channel, there is shown sub-surface punch-trough. It means, the depleted regions around the drain and source terminals, causing current to flow irrespective of gate voltage (i.e. even if the gate voltage is zero).




Fig. 2.8: An example of threshold voltage vs. gate length for Si and InGaAs MOSFETs, inspired by [79].

leads to the scatter of device characteristics because of the scatter of gate length produced during the fabrication process. The predominating reliability problems associated with SCE are a lack of pinch-off and a shift in threshold voltage (threshold voltage roll-off TVRO) [79] with decreasing channel length as well as drain-induced barrier lowering (DIBL) and hot-carrier effect (HCE) [80, 81] at increasing drain voltage. In addition, SCE degrades the controllability of the gate voltage to drain current, resulting in degradation of the subthreshold slope and the increase in drain off-current [82]. This degradation is described as charge sharing by the gate and drain electric fields in the channel depletion layer in [83], which was reported as the first SCE model.

To reduce this effect, different techniques have been implemented in silicon MOS technologies. Using a multi-gate stack approach [84], high-K dielectric [85], thicker gate oxide [86], halo pockets [87], using shallow source/drain junction, and higher substrate doping are known to be effective ways of preventing SCE. With short-channel devices, the reliability margins have also been cut down significantly. Particularly, the high electric field near the drain becomes more crucial and poses a limit on device operation, notably by a large gate current, substrate current, and a substantial threshold voltage shift [88].

The SCE can be chiefly attributed to the DIBL effect which causes a reduction in the threshold voltage as the channel length decreases. The DIBL effect discussion is in the following section.

2.1.4 Drain-Induced Barrier Lowering (DIBL)

The DIBL effect has not a negligible impact on a depletion region of the MOSFETs channel. With the increasing drain voltage, the drain depletion region around the drain diffusion expands (Fig. 2.9) and the part of channel surface becomes already depleted. Since the channel must be depleted of charge before inversion takes place, any help on the depletion process will reduce threshold




Fig. 2.9: An example of modification depletion region in NMOSFET depending on different drain voltage: small drain voltage (a), and large drain voltage (b).

voltage. In the weak inversion regime, there is a potential barrier between the source and the channel region. The height of this barrier is a result of the balance between drift and diffusion current between these two regions. The barrier height for channel carriers should ideally be controlled by the gate voltage to maximize transconductance. As is depicted in Fig. 2.10, inspired by [89], the DIBL effect [90] occurs when the barrier height for channel carriers at the edge of the source reduces due to the influence of drain electric field by a high drain voltage. This increases the number of carriers injected into the channel from the source leading to




Fig. 2.10: Comparison of schematic energy band diagrams near to surface of the NMOSFET with the drain voltage equal to zero volts (solid line) and with the drain voltage higher than zero volts.

an increased drain off-current. Thus, the drain current is controlled not only by the gate voltage but also by the drain voltage.

As the result of this parasitic effect is a threshold voltage reduction depending on the drain voltage Fig. 2.11 [91] and higher drain off-current Fig. 2.12 [92].




Fig. 2.11: An example of DIBL comparison for various III-V-on-insulators NMOSFET, for the same technological parameters such as W , L , and t_{ox} , inspired by [91].




Fig. 2.12: An example impact of DIBL effect on drain off-current for different drain voltages, inspired by [92].

Choosing a suitable source/drain extension provides an effective way to suppress the DIBL effect [93]. Also, it allows balancing the performances drain off-current and drain on-current, if it is necessary. The drawback of this method is the higher series resistance between the source and drain terminal in on-state of MOSFET. As another technique for reducing this effect is to use a specific MOSFET structure called a “junction-less” MOS transistor, where the SiO_2 BOX is replaced by high- K BOX [94].

2.1.5 SCE + DIBL

As the dimensions of the device enter the sub-micron dimensions, the two-dimensional effects (SCE and DIBL) become more important and significant. The successive field approximation is invalid and the field changes significantly even if the constant field scaling scenario is used. It is well illustrated in Fig. 2.13 where an energy conductivity band changes dependently on the presence of SCE, DIBL, and both SCE+DIBL.

The typical electrical behavior of device under the influence of short channel effect (SCE) and drain induced barrier lowering (DIBL) are highly dependent on at least five major design parameters as it is shown in equations (2.10) and (2.11) [95].

$$SCE = \frac{\epsilon_{Si}}{\epsilon_{ox}} \left(1 + \left(\frac{x_j}{L_{eff}} \right)^2 \right) \frac{t_{ox} t_{dep}}{L_{eff}^2} V_{bi} \quad (2.10)$$

$$DIBL = \frac{\epsilon_{Si}}{\epsilon_{ox}} \left(1 + \left(\frac{x_j}{L_{eff}} \right)^2 \right) \frac{t_{ox} t_{dep}}{L_{eff}^2} V_{DS} \quad (2.11)$$

where ϵ_{ox} is a (absolute) oxide permittivity, ϵ_{Si} is a relative permittivity of the silicon, x_j is a junction depth, t_{ox} is a oxide thickness, t_{dep} is a depletion region (a gate field penetration depth into channel region), V_{bi} is a built-in potential of a MOSFET, V_{DS} is a drain-source voltage of a MOSFET, and L_{eff} is an effective length defined by the following expression:

$$L_{eff} = L_G - \Delta L \quad (2.12)$$

where L_G is the physical gate length and ΔL is the sub-diffusion length.

The *SCE* and *DIBL* parameters enable to calculate the saturation threshold voltage [96] on nominal devices as:

$$V_{th_nom} = V_{th_long} - SCE - DIBL \quad (2.13)$$

$$V_{th_long} = V_{FB} - 2\Phi_p - \frac{qN_{ch}t_{dep}}{C_{ox}} \quad (2.14)$$

where V_{FB} is a flat-band voltage, Φ_p is a channel/bulk potential, N_{ch} is a channel doping, C_{ox} is an oxide capacitance.

This is a point that should be respected during the scaling down approach and can be understanding as a difficulty [97].




Fig. 2.13: An example of energy conductive bands for different drain voltages and different MOSFET's lengths. Standard MOSFET (a), MOSFET with a short channel (b), MOSFET with a short channel and DIBL effect (c), and energy conductive bands (d).

2.1.6 Gate-Induced Source and Drain Leakage (GISL and GIDL)

Other sources of off-state leakage current in down-scaled processes are the gate-induced drain leakage (GIDL) and gate-induced source leakage (GISL), respectively. It is important to understand its causes and be able to predict its severity. This off-state leakage is a particular problem for some low-power and long-retention applications, such as DRAMs [98].

Fig. 2.14a illustrates a cross-section of an NMOSFET and its energy-band diagram at the point of interest (Fig. 2.14b) for the gate-drain overlap region when a low gate voltage and a high drain voltage are applied. If the band bending at the oxide interface is greater than or equal to the energy band gap E_g of the drain material, band-to-band tunneling (BTBT) is performed. The electrons in the N-type valence band of the drain will tunnel through the thinned band gap into the conductive band and will be collected at the drain contact to be a part of the drain current, while the remaining holes will be collected at the substrate contact and will contribute to the substrate leakage [99].




Fig. 2.14: Cross-section of the NMOSFET (a), and illustration its energy-band diagram (b) in the point of interest shown in (a).

When the gate is at zero or negative voltage, and the drain area at the supply voltage level, there can be a dramatic increase of effects like avalanche multiplication and band-to-band tunneling. The result of this phenomenon is

increasing drain leakage current depending on drain voltage as it is depicted in Fig. 2.15 [100]. With the higher supply voltage and thinner oxide, the GIDL increases.




Fig. 2.15: Contributions of DIBL and GIDL to the transistor's off-state leakage current. The position of the dip caused by GIDL will vary around $V_{GS} = 0$ V depending on V_D , the channel material, doping, and trap density, inspired by [100].

GIDL is more serious in partially depleted SOI MOSFET devices as it gets amplified by the lateral parasitic BJT [101], in contrast with fully depleted SOI MOSFET, where the phenomenon is suppressed. In case of SOI NMOSFET, the holes moving out from the drain accumulate in the body activating parasitic bipolar junction transistor (pBJT), and a current of βI_{GIDL} flows to the drain terminal. The GIDL current (I_{GIDL}) is independent of channel length, whereas the current gain β of the lateral pBJT increases as the base width (channel length) decreases. This implies that in SOI MOSFET devices, the GIDL current gets amplified with channel length scaling, because of the increase in the gain of pBJT [102].

There exist methodologies to suppressed the GIDL effect, such as a longer N -spacer [103], a larger substrate back-biasing [104], or using dual work-function metal gate [105].

2.1.7 High- K Dielectrics

Continuous down-scaling of complementary MOSFETs with the silicon dioxide (SiO_2) layer used as a gate dielectric leads to increasing its leakage current by tunneling effect. As MOSFETs have decreased in size, the thickness of the silicon dioxide gate dielectric has steadily decreased to increase the gate capacitance and thereby drive current, raising device performance. As the thickness scales below 2.0 nm, leakage currents due to tunneling increase drastically, leading to high power consumption and reduced device reliability.

Replacing the silicon dioxide gate dielectric with a high- K material (Tab. 2.3) allows increased gate capacitance without the associated leakage effects. The term high- K dielectric refers to a material with a high dielectric constant, as compared to SiO_2 . The implementation of high- K gate dielectrics such as hafnium oxide and hafnium silicate are one of several strategies developed to allow further

Tab. 2.3: Static dielectric constant K and experimental bandgap for gate dielectrics.

Material	$\epsilon_r = K (-)$	E_g (eV)
Si	-	1.1
SiO_2	3.9	9
Si_3N_4	7	5.3
Al_2O_3	9	8.8
Ta_2O_5	22	4.4
TiO_2	80	3.5
SrTiO_3	2 000	3.2
ZrO_2	25	5.8
HfO_2	25	5.8
HfSiO_4	11	6.5
La_2O_3	30	6
Y_2O_3	15	6

miniaturization of microelectronic components, colloquially referred to as extending Moore's Law.

In [106, 107], the tunneling current density (J) decreases exponentially with increasing distance by the following equation.

$$J = J_0 e^{(-2kt_{\text{ox,eq}})} \quad (2.15)$$

$$k = \sqrt{(2m^* \Phi_p)} \left(\frac{K}{\epsilon_{\text{r,SiO}_2}} \right) \quad (2.16)$$

where k is defined a theoretical figure of merit parameter [108] for direct tunneling, based on the barrier height Φ_p , tunneling mass m^* , dielectric constant K , and dielectric constant of SiO_2 $\epsilon_{\text{r,SiO}_2}$. A parameter $t_{\text{ox,eq}}$ is effective oxide thickness (EOT).

A MOSFET is a capacitance-operated device, where the source–drain current of the transistor depends on the gate capacitance

$$C_{\text{ox}} = \frac{\epsilon_{\text{ox}}}{t_{\text{ox}}} = \frac{\epsilon_0 \epsilon_{\text{r}}}{t_{\text{ox}}} = \frac{\epsilon_0 K}{t_{\text{ox}}} \quad (2.17)$$

where ϵ_{ox} is a (absolute) oxide permittivity, ϵ_0 is a vacuum permittivity ($8.854 \cdot 10^{-12}$ F/m), ϵ_{r} respectively K is the relative permittivity, and t_{ox} is the oxide




Fig. 2.16: Schematic of direct tunnelling through a SiO_2 layer (red polygon) and the more difficult tunnelling through a thicker layer of high- K oxide (blue polygon).

thickness. Hence, the solution to the tunneling problem is to replace SiO₂ with a physically thicker layer of new material of higher dielectric constant K (Fig. 2.16). This will keep the same capacitance but decrease the tunneling current.

For the electrical design of a device the precise material does not matter, so it is convenient to define an "electrical thickness" of the new gate oxide in terms of its equivalent silicon dioxide thickness or equivalent oxide thickness (EOT) as

$$t_{\text{ox,eq}} = \text{EOT} = \frac{\epsilon_{\text{r,SiO}_2}}{\epsilon_{\text{r,high-K}}} t_{\text{high-K}} = \frac{3.9}{K} t_{\text{high-K}} \quad (2.18)$$

where 3.9 is the static dielectric constant of SiO₂. The objective is to develop high- K oxides which allow scaling to continue to ever lower values of EOT [109].

2.1.8 Total Ionizing Dose (TID) Effect

Nowadays, the aggressive downscaling of CMOS technologies introduces ultra-thin dielectrics [110]. But in the case of ultra-thin dielectrics, there is higher gate current leakage, which should be suppressed. For this reason, we should use the high- K dielectric materials, such as hafnium oxide (HfO₂) as the gate oxide. In this case, the gate oxide is thicker and decreases the gate leakage current, but in the counterpart with it, it is less resistant to Total Ionizing Dose (TID) effect. The TID effect is the other effect that should be respected for high precision devices such as the upcoming high luminosity large hadron collider (HL-LHC) at CERN. This HL-LHC requires highly enhanced tracking systems with more radiation-resistant front-end electronics to overcome 1 Grad of TID for ten years of operation [111].

There are, basically, two parts of MOS transistors, where the TID effect modifies electrical functionality. Both are due to the ionizing effects of radiation interacting within dielectric regions present in the device.

The first cause of the damage that occurs in CMOS devices after ionizing radiation is the generation of the electron-hole pairs in the oxide (or another

dielectric) as a material that is the most sensitive to ionizing radiation in CMOS devices. After the generation of the electron-hole pairs, some of the pairs are immediately recombined. Since the electron mobility in the oxide is considerably bigger than the hole mobility, the electrons will be soon swept out of the oxide or the dielectrics, while the holes will move slowly through the oxide to the interface $\text{SiO}_2\text{-Si}$, causing long-term effects of the ionizing radiation [112]. Fig. 2.17 shows the processes after the ionizing radiation.




Fig. 2.17: MOS structure with the highlighted red part (a) where the ionizing radiation induce charge trapping and interface state generation (b).

The second case is the interaction of active regions of MOSFET being surrounded by field oxide such as LOCOS or modern thick Shallow Trench Isolation (STI) oxides [113] depicted in Fig. 2.18. This interaction can lead to trapped positive charge and also increase the defect density at $\text{SiO}_2\text{-Si}$ boundaries.

Comparison of upper possibilities, CMOS transistors are less susceptible to charge trapping in the gate oxide as it is normally very thin (<10 nm). More of a problem is the STI which is significantly thicker (~ 300 nm) and the charge trapping is proportionately more severe, leading to parasitic leakage currents. The effect of




Fig. 2.18: Drain leakage current of N-channel MOSFET with respect to total ionizing dose.

increased defect density (interface states) at oxide boundaries is an issue for both types of region and will lead to increased noise. Moreover, the trapped charge changes the threshold voltage V_{th} of CMOS devices. Formula of the threshold voltage shift is given by the following expression:

$$\Delta V_{th} = -\frac{qt_{ox}^2 N_{ox}}{\epsilon_{ox}} \quad (2.19)$$

where q is the electron charge, t_{ox} is the oxide thickness, N_{ox} is the quantity of trapped charge and ϵ_{ox} is the oxide permittivity. The threshold voltage shift ΔV_{th} is negative, which means that in the case of the NMOS transistor the off current increases, while in the case of the PMOS transistor the total value of threshold voltage V_{th} increases, as shown in Fig. 2.19.




Fig. 2.19: Illustration of the threshold voltage shift ΔV_{th} due to the oxide trapped, inspired by [112].

2.1.9 Hump Effect

In the present, there is a trend to use new design integrated circuits in low power mode in the sub-threshold regime of MOS transistors. The sub-threshold regime has become a standard for low power applications due to the very low current level with low supply voltage [114]. Moreover, the mainstream of the semiconductor industry is to increase the density of ICs on a chip. It is possible due to the evolution of submicron technologies, where the transition between active area and isolation becomes more abrupt to increase device integration density and performance. This is possible using shallow trench isolation (STI) process instead of a local oxidation of silicon (LOCOS) process. The STI process allows downscale lateral CMOS technology family and thus to reach a higher device density on




Fig. 2.20: Top view of the MOS transistor (a), its cross-section view (b) with highlighted parts of MOS transistor where the hump effect is located. The (c) part is TEM micrograph photo [115] of the fabricated MOS transistor.

a chip [116]. In the case of a combination low-power STI technology process and high-power devices, the hump effect has been observed.

Although the STI process offers to us a lot of improvements the abrupt separation of an active area of MOS transistors from STI oxide field (Fig. 2.20) fundamentally alters electrical characteristics of the MOS transistors [117]. As one of the most important parameter of the MOS transistor, which is modified, is drain current I_D of MOS transistors in the sub-threshold regime (Fig. 2.21b, [117]).

The hump effect is understood as a drawback in downscaling of IC MOSFETs technology processes and should be respected during the front-end design. For that reason, the equivalent circuit of MOSFETs should be modeled as it is depicted in Fig. 2.21a.




Fig. 2.21: Equivalent circuit of a hump effect (a) and hump effect on I_D - V_{GS} characteristics of MOS transistors with body effect $V_B = -5.0$ V.

2.2 REVIEW OF DIFFERENT MOSFET GATE SHAPE ARCHITECTURES

The MOSFET gate shapes play a crucial role in advanced MOSFET's enhancement techniques. The modification of the gate shape is still the actual topic, and it needs to be deeply investigated in order to develop better analytical models of them. In this part, there are reviewed many different types of gate shapes with their advantages and disadvantages. The topologies in this section are categorized into three parts. The first part is enclosed layout shape topologies, the second part is the not enclosed layout shape topologies, and the last is the 3D layout shape topologies.

After this section, there is a chapter that describes a diamond structure, which is the goal of this dissertation thesis. In this chapter, there is a diamond layout shape analytically analyzed, simulated, evaluated, and validated by measurements.

2.2.1 Enclosed Layout Shape Topologies

As the name suggests, in the enclosed-layout transistors (ELTs), one of the diffusions, either the source or the drain, is completely surrounded by the polysilicon gate. The following text presents different enclosed-layout transistors topologies such as square enclosed layout shape topology, rectangular enclosed layout shape topology, octagonal enclosed layout shape topology, annular enclosed layout shape topology, and circular enclosed layout topologies and its effective aspect ratio width to length.

(a) *Square enclosed layout topology*

Square enclosed layout topology is depicted in Fig. 2.22 [118]. As the electric field under the corners is not uniform (Fig. 2.23a), the aspect ratio (W/L) has to be calculated such as the sum of four individual parts (transistors) depicted in Fig. 2.23b (T1, T2, T3, and T4). These parts have been realized by decomposition of the main transistor into four segments. After that splitting, each transistor has to be solved separately, as it is described in Fig. 2.24 [119]. To solve each transistor, the conformal mapping has been used to calculate the electrical field along with the metallic layers and to define the borderline between the edge and corner transistors [119].




Fig. 2.22: Square gate-enclosed transistor




Fig. 2.23: Non-uniform geometry of the electrostatic field in square MOSFETs (a), decomposition of the square MOSFET into two edge transistors (T1 and T4) and two corner transistors (T2 and T3).

As a result of this analysis are effective aspect ratio expressions for T1 (2.20), T2 (2.21), and for the final square layout (2.24).




Fig. 2.24: Approximation of the edge transistor T1 with an equivalent trapezium (a), approximation of the corner transistor T2 with an equivalent trapezium (b), enlargement showing the method adopted to preserve current continuity during the integration for drain current (c).

$$\left(\frac{W}{L}\right)_{T1,eff}^{\text{square enclosed}} = \frac{\gamma}{\ln\left(\frac{d}{d-2\gamma L}\right)} \quad (2.20)$$

where d is a drain/source size (i.e. the diffusion side length enclosed by gate terminal d_{hor} , and d_{ver} in Fig. 2.22). The γ parameter has been found to be almost technology independent, 0.05 being the best fit to the experimental data [120]. For very large

L values, $\gamma L \approx d/2$, and only the contribution of the corner transistor is important. The L is a length of enclosed MOSFET as is depicted in Fig. 2.22.

$$\left(\frac{W}{L}\right)_{T2,\text{eff}}^{\text{square enclosed}} = \frac{1}{\Delta(\gamma)} \frac{1-\gamma}{\ln\left(\frac{1}{\gamma}\right)} \quad (2.21)$$

$$\Delta(\gamma) = \frac{1}{2} \sqrt{\gamma^2 + 2\gamma + 5} \quad (2.22)$$

$$\left(\frac{W}{L}\right)_{\text{eff}}^{\text{square enclosed}} = 4 \cdot 2 \left(\left(\frac{W}{L}\right)_{T1,\text{eff}}^{\text{square enclosed}} + \left(\frac{W}{L}\right)_{T2,\text{eff}}^{\text{square enclosed}} \right) \quad (2.23)$$

$$\left(\frac{W}{L}\right)_{\text{eff}}^{\text{square enclosed}} = 8 \left(\frac{\gamma}{\ln\left(\frac{d}{d-2\gamma L}\right)} + \frac{1-\gamma}{\frac{1}{2}\sqrt{\gamma^2 + 2\gamma + 5} \ln\left(\frac{1}{\gamma}\right)} \right) \quad (2.24)$$

(b) *Rectangular enclosed layout topology*

The rectangular enclosed layout topology is depicted in Fig. 2.25. Instead of the square shape (Fig. 2.22), the rectangular enclosed layout topology has two different gate lengths L_1 and L_2 . The calculated expressions (2.24) for the aspect ratio can also be used for rectangular transistors designed by stretching the square shape. In this case, has been added the contribution of the linear regions generated by the stretching. When assuming a rectangular layout with channel lengths L_1 and $L_2 = mL_1$ (Fig. 2.25), we obtain the aspect ratio for the rectangular shape (2.25).




Fig. 2.25: Rectangular enclosed layout topology with two different length L_1 and L_2 .

$$\begin{aligned} \left(\frac{W}{L}\right)_{\text{eff}}^{\text{rect enclosed}} &= 4 \left(\frac{\gamma}{\ln\left(\frac{d}{d-2\gamma L_1}\right)} + \frac{\gamma}{\ln\left(\frac{d}{d-2m\gamma L_1}\right)} \right) + \\ &+ 4 \cdot 2 \left(\frac{1-\gamma}{\frac{1}{2}\sqrt{\gamma^2+2\gamma+5} \ln\left(\frac{1}{\gamma}\right)} \right) \end{aligned} \quad (2.25)$$

(c) *Octagonal enclosed layout topology*

The octagon gate shape MOS transistor (Fig. 2.26) is promising in terms of driving capability for the short channels MOSFET, but its capability is significantly reduced with the large channels MOS transistors [121]. The aspect ratio of the octagonal gate shape MOS transistor is given by the following expression (2.26):




Fig. 2.26: Basic top layout view of the octagon MOS transistor.

$$\left(\frac{W}{L}\right)_{\text{eff}}^{\text{octagon}} = 2n \frac{\tan(\alpha)}{\ln\left(\frac{W_2}{W_1}\right)} \quad (2.26)$$

Moreover, besides, it also be shown that the total layout area (2.27) is bigger than the total area of RLS MOSFET (2.30)(2.29). The following expression gives the total area of octagonal MOSFET:

$$A_{\text{octagon}} = n(d + L + E)^2 \tan(\alpha) \quad (2.27)$$

$$L = L_2 - L_1 \quad (2.28)$$

where an L is the channel length, L_1 and L_2 are lengths from the center of the structure to the inner edge of the gate and the outer edge of the gate, respectively. An E the extension of the source diffusion over the gate and an $x_{\text{d,drain}}$ is the drain

distance between the center of the inner diffusion and the gate taking the drain as the inner diffusion and the source as the outer diffusion, thus,

$$x_{d,\text{drain}|_{\min}} = \frac{s}{2} + d \quad (2.29)$$

being an s the minimum contact size and a d the minimum distance between the drain contact and the edge of the gate. The total layout area of a conventional transistor, on the other hand, is:

$$A_{\text{rect}} = W(4x_{d,\text{drain}} + L) \quad (2.30)$$

The increase in the total layout area has a strong dependence on the L . In the case of the large L , the increase in the total layout area overcomes the benefit of a reduced drain area that is limiting the driving capability of the device. However, if we consider a short-channel device, the driving capability of the device is having even better performance than that of conventional layouts.

As another example of the application of the octagon layout gate shape MOS transistor, is, for example, a using it such as a stress sensor for eight direction stress detection Fig. 2.27 [122, 123].




Fig. 2.27: Octagon MOSFET device layout (a), microphotograph (b) [123].

(d) *Annular enclosed layout topology*

The annular enclosed layout topology (Fig. 2.28), is a composition of three parts, labeled as T1, T2, and T3. The first part corresponds to the linear edges of the transistors, the second to the corners without the 45° cut, which is considered separately from the third party. The parts T1 and T2 have been described in the previous section. The third contribution is added from the linear transistor corner with channel width c and length $L\sqrt{2}$ (2.31). Each of these parts contributes to calculating the total aspect ratio width to length (2.32) - (2.34).




Fig. 2.28: Annular enclosed layout topology with the decomposition of the broken corner square MOSFET into edge (T1), corner (T2), and linear corner.

$$\left(\frac{W}{L}\right)_{T3,eff}^{\text{annular enclosed}} = \frac{c}{L\sqrt{2}} \quad (2.31)$$

$$\left(\frac{W}{L}\right)_{eff}^{\text{annular enclosed}} = \left(\frac{W}{L}\right)_{eff}^{\text{square enclosed}} + 4 \left(\frac{W}{L}\right)_{T3,eff}^{\text{annular enclosed}} \quad (2.32)$$

$$\left(\frac{W}{L}\right)_{eff}^{\text{annular,Girardo}} = 8 \left(\frac{\gamma}{\ln\left(\frac{d}{d-2\gamma L}\right)} + \frac{1-\gamma}{\frac{1}{2}\sqrt{\gamma^2+2\gamma+5} \ln\left(\frac{1}{\gamma}\right)} + \frac{1}{2} \frac{c}{L\sqrt{2}} \right) \quad (2.33)$$

In [120] the expression formula for annular gate-enclosed MOSFET is a little bit different (2.34)

$$\left(\frac{W}{L}\right)_{\text{eff}}^{\text{annular,Anelli}} = 4 \frac{2\gamma}{\ln\left(\frac{d}{d-2\gamma L}\right)} + 2K \frac{1-\gamma}{\frac{1}{2}\sqrt{\gamma^2+2\gamma+5} \ln\left(\frac{1}{\gamma}\right)} + 3 \frac{c}{L\sqrt{2}} \quad (2.34)$$

where a K is a geometry dependent, being $7/2$ for short-channel transistors ($L \leq 0.5 \mu\text{m}$) and 4 for longer devices. The other parameters have been already described in the previous subsection “Square enclosed layout topology”.

(e) Circular enclosed layout topology

The model for a circular enclosed layout MOSFET (Fig. 2.29) can be easily developed starting from the basic long channel equations in cylindrical coordinates. In this device, the electric field is circularly symmetric.




Fig. 2.29: Gate-enclosed circular transistor shape.

The aspect ratio for the circular enclosed layout topology is defined as

$$\left(\frac{W}{L}\right)_{\text{eff}}^{\text{circular}} = \frac{2\pi}{\ln\left(\frac{R_2}{R_1}\right)} \quad (2.35)$$

where R_1 and R_2 are radii between the source and drain as it is depicted in Fig. 2.29.

The aspect ratio of the circular enclosed layout topology can also be defined by using results related to the middle-channel approximation (dashed line in Fig. 2.29) [119], where $L = R_2 - R_1$ and $W_{1/2} = \pi(R_1 + R_2)$:

$$\left(\frac{W}{L}\right)_{\text{eff}}^{\text{circular,mid}} = \frac{W_{1/2}}{L} \frac{1}{\left(\frac{1}{2} + \frac{R_1}{L}\right) \ln\left(1 + \frac{L}{R_1}\right)} \quad (2.36)$$

If the inner radius (R_1) is greater than the gate length, i.e., $L \ll R_1$, the middle-channel approximation is satisfactory. Instead, for the long channel devices, the middle-channel calculation overestimates the effective aspect ratio [119].

(f) Circular enclosed layout topology with overlapping

The layout style named overlapping circular-gate transistor (O-CGT) is a layout style strategy of conventional CGT (Fig. 2.30), where the gate terminals of MOSFET are overlapped (Fig. 2.31). This strategy allows the overlapping of circular gates from neighboring cells.




Fig. 2.30: Basic top-view layout of conventional CGT (a) and its cross section (b).

Using a conventional notation, the CGT effective aspect ratio [124] is equal to the following expression:

$$\left(\frac{W}{L}\right)_{\text{eff}}^{\text{CGT}} = \frac{2\pi}{\ln\left(\frac{b_{\text{msk}}}{a_{\text{msk}}}\right)} \quad (2.37)$$

where a_{msk} and b_{msk} are internal and external radius of the gate annulus, respectively, and the subscript msk stands for a mask of drawn layers. The channel length of this MOS transistor shape L_{CGT} is defined as

$$L_{\text{CGT}} = b_{\text{msk}} - a_{\text{msk}}. \quad (2.38)$$

The effective aspect ratio of O-CGT [125] depicted in (Fig. 2.31) is defined by the following expression:

$$\left(\frac{W}{L}\right)_{\text{eff}}^{\text{O-CGT}} = \frac{360^\circ - 4\alpha}{360^\circ} \frac{2\pi}{\ln\left(\frac{b_{\text{msk}}}{a_{\text{msk}}}\right)} \quad (2.39)$$

where α is an internal angle that defined the MOSFET gate overlaps.




Fig. 2.31: O-CGT layout top view (a) and its alternative physical design (b).

The aspect ratio of O-CGT is lower in comparison to the CGT effective aspect ratios and expresses the drain-source current driving loss. Despite this constraint, O-CGTs structures compete with traditional doughnut CGT structures and fingerstyle rectangular transistors, as discussed next. To facilitate this comparison, a figure-of-merit (FOM) has been defined by the following expression

$$\text{FOM} = \frac{\left(\frac{W}{L}\right)}{A} \quad (2.40)$$

where A is the transistor layout area. The expression (2.40) introduces and reflects the driving capability of the device by its active area.

The conclusion of this structure in the study [125] is, that for $a_{\text{msk}} < 1.25 \mu\text{m}$ the FOM is larger for O-CGT in comparison to Rectangular Layout Shape (RLS) MOS transistor. As the next conclusion is that for $a_{\text{msk}} < 1.42 \mu\text{m}$ the area of the O-CGT is smaller in comparison with RLS MOS transistor and CGT.

The drawback of this method is in increasing a gate capacitance C_{GC} up to 5 %. The next drawback is associated with distributed RC elements of the gate terminal. This drawback can be mitigated by placing a channel of metal routing between clusters to improve the gate and substrate [125]. As the next drawback for low voltage application is an unbalanced area for drain and source terminals that affects higher specific resistance-on the area. In some cases, there can happen, just one drain or source contact can be used.

(g) Application

In general, the transistors with gate-enclosed layout topology can be used in radiation environments to prevent the onset of any leakage current through a radiation-induced lateral path under the bird's beak or at the shallow trench isolation corner Fig. 2.33 [118] of the MOS transistor. This special layout approach helps to maintain leakage current of MOS transistors at a low level even after irradiation, in contrast to a linear layout MOS transistor, where leakage current could increase by orders of magnitude [126]. It improves the reliability of electronics in the proximity of the ionizing radiation in particular high energy physics, nuclear power, or space applications. That hardening technique is named as Radiation Hardening by Design (RHBD).




Fig. 2.33: Representative cross section of leakage current path between source and drain of the same device (intra-device) (a), and between adjacent n-well regions of different devices (inter-device) (b).

A comparison example between standard MOSFET and gate-enclosed MOSFET is depicted in Fig. 2.32 [118]. The general area penalty related to enclose the gate, when compared to standard MOS device, incurs in approximately 15 % in case of a single transistor, 150 % for an inverter cell with an area discrepancy tending to increase in case of more complex cells [118].




Fig. 2.32: Physical design example of standard MOSFET (I) and gate-enclosed MOSFET device (II) [118].

2.2.2 Not Enclosed Layout Shape Topologies

(a) *Diamond Gate Layout Shape Based on the “Longitudinal Corner Effect”*

Description of the Diamond Layout Shape (DLS) has been recently published in [127, 128]. In these publications, the DLS MOS transistor description is based on two effects. The first effect is the “corner effect” along the channel longitudinal (parallel) direction named “Longitudinal Corner Effect” (LCE) (Fig. 2.34a) [127]. In considering LCE the gate hexagonal geometry can be composed of two trapezoidal geometries. The second effect is a Parallel Association of MOSFET with Different Channel Lengths Effect (PAMDLE) (Fig. 2.34b) [128] with the




Fig. 2.34: The 3D numerical simulation of longitudinal electrical field (LEF) along the channel of the diamond layout shape MOSFET (a), diamond channel electrically treated as a parallel association of an infinite number of MOSFETs (PAMDLE) with the infinitesimal width (dy) and different channel length (L_i).

infinitesimal narrow width (dy) and different channel length (L_i). In the case, where W_{add} is equal to zero, the different channel length L_i is defined by the following expression:

$$L_i = L_{\text{short}} + 2 L_x = L_{\text{short}} + 2 \frac{y}{\tan\left(\frac{\alpha}{2}\right)} \quad (2.41)$$

where i is an incremental parameter and its maximal value depends on the step dy and the geometric width of MOSFET (W').

The PAMDLE reduces the effective channel length L_{eff} of diamond MOSFET in comparison of the rectangular MOSFET counterpart. The first-order approximation of effective channel length is given as an average channel length of the trapezoidal regions as is indicated in equation (2.42)

$$L_{\text{eff}} = \frac{L_{\text{short}} + L_{\text{long}}}{2} \quad (2.42)$$

where a L_{short} is a length of the transistor gate on the up/downsides (see Fig. 2.34a), a L_{long} is a length of the transistor gate in the middle of the transistor structure.

Taking in the account (2.42), the first-order aspect ratio approximation of DLS MOSFET is described based on the LCE [127] (2.43) for angle α in the range from 0° to 90° and (2.44) for angle α in the range from 90° to 180° , respectively. That effective aspect ratio is calling as $(W/L)_{\text{eff,LCE}}$.

$$\left(\frac{W}{L}\right)_{\text{eff}}^{\text{LCE}} = 2 \left(\frac{W'}{L_{\text{short}} + L_{\text{long}}}\right) \sqrt{2(1 + \cos \alpha)} \quad (2.43)$$

$$\left(\frac{W}{L}\right)_{\text{eff}}^{\text{LCE}} = 2 \left(\frac{W'}{L_{\text{short}} + L_{\text{long}}}\right) \sqrt{2 + \cos \alpha} \quad (2.44)$$

where a W' is a geometric width of the DLS (see Fig. 2.34).

As has been written, all mentioned publications offer only the first-order approximation of DLS, which is not sufficient for high-end applications. The more precise model is under investigation of this dissertation thesis in section 4.1.

(b) *Ellipsoidal Gate Shape*

The Ellipsoidal gate Layout Shape (ELS) (Fig. 2.35) is the next alternative way to implement and to improve the MOSFET performances. The goal of this structure is to increase the drain-source saturation current and to reduce the delay time constant [129]. Furthermore, an ellipsoidal gate shape MOSFET computed from Chi-square distribution tables is the optimal shape, as compared to the rectangular and circular gate shapes because the gate volume is smaller than the other geometries [130]. Unfortunately, in the literatures above, it has not been compared with the other layout shapes such as cylindrical enclosed gate layout shapes, diamond gate layout shape, waffle gate shapes, wave gate shapes etc. The ellipsoidal gate layout shape is promising for the device with an aspect ratio of less than one because the short-channel effect is suppressed [131].

The ellipsoidal gate geometry contains the Longitudinal Corner Effect (LCE) and Parallel Connection of MOSFET with Different Channel Lengths Effect (PAMDLE) Fig. 2.35b [129]. The Fig. 2.35b illustrates the simplified superior view of the ellipsoidal gate layout shape MOSFET (ELS MOSFET), where this transistor, at the point P1, has three longitudinal electric fields (LEFs) components (ϵ_1 , ϵ_2 , and ϵ_3) in the central straight line. That central line is defined by the focuses F1 and F2 of the ellipse along the channel length. Out of this central line, such as




Fig. 2.35: The ellipsoidal layout (a) and its superior view (b) with the indications of the LEF vector components in its structure, where L_{short} and L_{long} are the smallest and the highest dimensions of the channel length and W is the channel width, respectively.

for example the point P2, it has only two LEF components (ϵ_1 , and ϵ_2), due to the drain bias (V_{DS}). The resultant LEF (ϵ_{ELS}) which is given by $\epsilon_1 + \epsilon_2 + \epsilon_3$ or $\epsilon_1 + \epsilon_2$, depends on if point P is considered along the channel region or not. In the case of the ELS MOSFET, the resultant LEF is higher than the one observed in the conventional rectangular layout shape, regarding the same gate area and bias conditions.

Based on the PAMDLE approach, the aspect ratio $(W/L)_{\text{eff,ellipsoidal}}$ is given by the following equation (2.45) reported in [129] such as:

$$\left(\frac{W}{L}\right)_{\text{eff}}^{\text{ellipsoidal}} = \frac{W}{L_{\text{eff}}} = \frac{W}{\frac{L_{\text{long}}}{\arcsin\left(\sqrt{1 - \frac{L_{\text{short}}^2}{L_{\text{long}}^2}}\right)}} \quad (2.45)$$

where L_{short} and L_{long} are the smallest and the highest dimensions of the channel length and W is the channel width, respectively.

In order to compare the electrical performance of the ELS MOSFET and an equivalent conventional rectangular MOSFET (RLS MOSFET) counterpart with both presenting the same A_{gate} , it is necessary that ELS MOSFET has L_{long} equal to $4L/\pi$ [129]. The following Tab. 2.4 [131] summarizes the improvements of ellipsoidal shape in compare to RLS MOSFET shape.

Tab. 2.4: The ELS MOSFET and RLS MOSFET dimensions, A_{gate} , L_{eff} , and the L_{eff} reduction in relation to the RLS MOSFET in counterpart in percentage due to the PAMDLE effect calculated by equation (2.46).

Rectangular shape			Ellipsoidal shape				$(L_{\text{eff}}-L)/L$
W	$L = \frac{L_{\text{long}}\pi}{4}$	A_{gate}	W	L_{short}	L_{long}	L_{eff}	x100
(μm)	(μm)	(μm^2)	(μm)	(μm)	(μm)	(μm)	(%)
5.950	9.975	59.35	5.950	1.050	12.70	8.530	-14.4
5.950	7.000	41.65	5.950	1.050	8.913	6.140	-12.3
5.950	4.025	23.95	5.950	1.050	5.125	3.760	-6.7

The drawback of this method is that ELS MOSFET is electrically represented as a parallel connection of infinite standard MOSFETs with the same channel width of infinitesimal dimension and different channel lengths ($L_{\text{short}} \leq L_i \leq L_{\text{long}}$), according to Fig. 2.36. However, the current flow has not straightway but the rounding way to keep the perpendicular angle between equipotential lines and current flow lines (similar in Fig. 2.34). Therefore, the presented estimation is only for the first order approximation.




Fig. 2.36: Picture of an ELS MOSFET composed by infinite MOSFETs with aspect ratio of dy/L_i , used to calculate the $L_{\text{eff,ELS}}$.

Even, the Computer Aided Design (CAD) layout tools (IC StationPixys of Mentor Graphics and Virtuoso layout editor of Cadence) are capable of implementing the MOSFETs with any geometric shape (square, rectangle, circle, ellipse, etc.), regarding the planar MOSFETs technology, the ellipsoidal MOSFET does not present corners and it tends to present a small influence of the CMOS ICs manufacturing process variations in the geometric parameters (aspect ratio and area). It is understood as another disadvantage of this structure.

(c) *Waffle Gate Shape*

The waffle structure provides an effective trade-off between device area and on-resistance in comparison with conventional multi-finger layouts. Waffle structures have diagonal (Fig. 2.37a) [132] or orthogonal (Fig. 2.37b) [133] source and drain metal orientation, respectively. Generally, in the case of the same MOSFET aspect ratio width to length, the diagonal structures have better performance than orthogonal structures in terms of saving area [134]. The waffle layout is beneficial to many mixed-signal circuits for a compact design of wide MOSFET [132].

In [132], and [135], respectively, the waffle structures with diagonal source/drain metal orientation exhibit up to a 25 % reduction in overall on-resistance dependently on the used area. With increasing the MOSFET area, the saving of the area is increasing, too.

The analytical effective aspect ratio $(W/L)_{\text{eff,waffle}_1}$ and area A_{waffle_1} expressions for diagonal waffle MOSFET structures have been described in [136] by the following expression (2.47), and (2.48):




Fig. 2.37: Waffle MOSFET structures with the interconnection for the source and drain terminals oriented diagonal (a) or orthogonal (b).

$$\left(\frac{W}{L}\right)_{\text{eff}}^{\text{waffle}_1} = 2 \frac{2(d_2 + 2d_3) + 0.55d_1}{d_1} \quad (2.47)$$

$$A_{\text{waffle}_1} = \frac{d_1(d_1 + d_2 + 2d_4)^2}{2(d_2 + 2d_3) + 0.55d_1} \quad (2.48)$$

where a d_1 is a poly width, a d_2 is a contact opening, a d_3 is a contact to poly spacing. In [134], it has been described more deeply by the following expressions (2.49), and (2.51), respectively.

$$\left(\frac{W}{L}\right)_{\text{eff}}^{\text{waffle}_2} = \frac{d_5(N_{x\text{Wd}} + N_{y\text{Wd}} + 2N_{x\text{Wd}}N_{y\text{Wd}})}{d_1} + N_{x\text{Wd}}N_{y\text{Wd}}WL_B \quad (2.49)$$

$$WL_B = \frac{5.44 - 1.146\left(\frac{L'}{W'}\right) + 0.56\left(\frac{L'}{W'}\right)^2 - 7 \cdot 10^{-4}\left(\frac{L'}{W'}\right)^3}{9.719 - 2.071\left(\frac{L'}{W'}\right) + \left(\frac{L'}{W'}\right)^2} \quad (2.50)$$

where an $N_{x\text{Wd}}$ is a number of gate fingers in X-axis direction and an $N_{y\text{Wd}}$ is a number of gate fingers in Y-axis direction. W' and L' are shown in Fig. 2.38.




Fig. 2.38: The 2D cross diagonal waffle structure.

$$A_{\text{waffle}_2} = (d_5 + (d_1 + d_5)N_{x\text{Wd}})(d_5 + (d_1 + d_5)N_{y\text{Wd}}) \quad (2.51)$$

where $d_5 = d_2 + 2d_3$.

In [137], the waffle structure has been also used to improve the matching of current mirror topology (Fig. 2.39). There, it has been shown that the two waffles structures can offer significantly better matching performance than the two-segment common centroid structure in the presence of linear parameter gradients. It is also observed that the matching performance of the waffle mirror structure for a fixed active area improves when the drain contacts are moved farther from the source contact. In this simulation, the distance X was kept at $(3/16)W$, R was $(3/8)W$ and the drain diffusions were square with a side length of $(1/8)W$.




Fig. 2.39: The current mirror topology laid as waffle structure.

The drawback of this method is in the limitation of the uses. For the matching topology, such as depicted in Fig. 2.39, it compensates just the first order of the variance of the technology process. The second and higher-orders are not compensated, which are very important for the final quality of the layout [138]. The next drawback is associated with the dimension of the source/drain diffusion and contacts. The waffle topology overcomes the conventional layout topology for the case, where the dimension of the contacts is much higher than the dimension of the source/drain area [134].

(d) *Wave Shape*

The wave MOSFET shape comes from the circular annular gate MOSFET (section 2.2.1(e)). It is realized by cutting it in the middle of the circular structure and shifting of the cut semicircles and connecting themselves. In this way, the “wave” or “S” shape is composed (Fig. 2.40a,b) [139]. The wave layout style can be implemented by using any planar IC CMOS manufacturing processes which are used to implement the circular annular gate MOSFET.




Fig. 2.40: Layout view of the wave MOSFET structure (a) and its composition/realization (b).

The wave MOSFET owns the following important effects: the high Longitudinal Electrical Field (LEF) that is responsible for increasing the drain current in the device channel up to 25 % [140], and special behavior of the Bird’s Beak Regions (BBR) in terms of radiation effect. The wave MOSFET varied about 13.2 % less after the Total Ionizing Dose (TID) (1.5 Mrad) in comparison to its equivalent rectangular transistor [140].

The aspect ratio for the wave shape is given by following equation (2.52) [141]

$$\left(\frac{W}{L}\right)_{\text{eff}}^{\text{wave}} = \frac{2\pi}{\ln\left(\frac{R_2}{R_1}\right)} = \frac{2\pi}{\ln\left(1 + \frac{L}{R_1}\right)} \quad (2.52)$$

where an L is a gate length, an R_1 and R_2 are the radiuses that define the beginning and the ending of the channel region of the transistor structure.

(e) *Z Gate Shape*

The main advantage of the Z layout gate shape (Fig. 2.41) is better tolerance in terms of total ionizing dose in comparison to rectangular gate shape [142]. Although a precise W/L model of the Z layout gate is not available at present, the drain current level of the Z gate layout, when compared with the drain current of a single gate layout with the same W , L is nearly the same [142]. Moreover, it has the advantages of a small footprint, no limitation in W/L design, possible to realize the “long” transistor, and a smaller gate capacitance compared with the enclosed gate layout.




Fig. 2.41: An example of the Z layout gate shape MOSFET.

The threshold voltage of the non-radiation-hardened single gate layout shape (Fig. 2.42a) at pre-radiation and post-radiation (5 Mrad) is 363 mV and 138 mV, respectively, and the total shift is 225 mV. In the case of a gate enclosed layout shape (Fig. 2.42b), it is 374 mV and a close to 374 mV with a total shift of less than 1 mV. For the Z shape (Fig. 2.42c), it is 354 mV and 329 mV with a total shift of 25 mV [142]. The parameters that were used by authors of [142] for the device’s simulation are shown in Tab. 2.5. Regarding the V_{th} shift value in descending order, the order of three layout types is the conventional rectangular gate layout shape, the Z gate layout shape, and the enclosed gate layout shape.

Based on the above comparison, the enclosed gate layout achieved the best radiation-hardness performance, and the Z gate layout was more effective in mitigating the TID effect on the transistor than the single gate layout.




Fig. 2.42: The conventional rectangular gate layout shape (a), the enclosed gate layout shape (b), the Z gate layout shape (c).

Tab. 2.5: The parameters that were used for the device's simulation

Parameter	Value
Length of channel	0.12 μm
Width of channel	0.21 μm
Thickness of n-type poly gate	100 nm
Thickness of gate oxide	2 nm
Doping of source/drain region	$1.0 \cdot 10^{19} \text{ cm}^{-3}$
Depth of source/drain region	100 nm
Doping of p-type substrate	$4.0 \cdot 10^{17} \text{ cm}^{-3}$

The drawback of this structure is at the missing model and expense of fabrication feasibility due to the asymmetric active area design, as shown in Fig. 2.41.

2.2.3 “3D” layout shape topologies

(a) *Cylindrical Gate Shape*

The cylindrical gate shape, also known as cylindrical gate-all-around (CGAA), nanowire (NW) or surrounding-gate (SG) MOSFETs is shown in Fig. 2.43a. That structure has ultimate gate structures and it is a potential




Fig. 2.43: Layout representatoin of cylindric gate shape (a) and its cross-section (b) along $c-c'$ cutting line.

candidate for use in next-generation high-performance nano-devices. Also, into this category, we can sort FinFETs, tri-gate topologies, and other 3D structure topologies. However, because of the limitations of the fabrication process, a theoretically ideal round shape of the surrounding gate may not always guarantee. These limitations may lead to the formation of an ellipse-shaped surrounding gate with major (a) and minor (b) axes of different widths Fig. 2.43b. Therefore, the aspect ratio $AR_{CGAA-NW}$ can vary depending on a and b parameters (2.53). It introduces variability in the effective diameter, which in turn affects the

$$AR_{CGAA-NW} = a/b \quad (2.53)$$

performance parameters such for example threshold voltage, DIBL, subthreshold slope, and drain current [143].

The effective aspect ratio width to length of the CGAA-NW MOSFET is defined by [144]

$$\left(\frac{W}{L}\right)_{\text{eff}}^{\text{CGAA-NW}} = \frac{\pi d_{\text{eff}}}{L} \quad (2.54)$$

where L is a channel length of the CGAA-NW structure, and a d_{eff} is an effective diameter of the elliptical silicon body given by (2.55) [145]

$$\begin{aligned} \frac{4\varepsilon_{\text{ox}}}{2\varepsilon_{\text{Si}}d_{\text{eff}}t_{\text{ox}} + \varepsilon_{\text{ox}}d_{\text{eff}}^2} &= \\ &= \frac{2\varepsilon_{\text{ox}}}{2\varepsilon_{\text{Si}}at_{\text{ox}} + \varepsilon_{\text{ox}}a^2} + \frac{2\varepsilon_{\text{ox}}}{2\varepsilon_{\text{Si}}bt_{\text{ox}} + \varepsilon_{\text{ox}}b^2} \end{aligned} \quad (2.55)$$

where t_{ox} , ε_{ox} , and ε_{Si} are the gate oxide thickness, oxide relative permittivity, and silicon relative permittivity, respectively.

In the case of small d_{eff} (less than 10 nm), the V_{th} is very sensitive to the d_{eff} precision, and its shift is significant [146]. That drawback should be respected in the uses of the devices with an extremely small silicon body radius. As the next drawback is significant V_{th} dependence on geometric aspect ratio $AR_{\text{CGAA-NW}}$ [147] that is not 100 % guaranteed by technology processes.

Currently, the lower drain current transport capability makes the CGAA-NW MOSFET more suitable for digital circuits than for analog circuits. To increase the drain current transport capability, it is possible by nanowires stacking Fig. 2.44 [144].

The drawback of this method in the improvements of electrical performances of planar MOSFETs is the necessity to change the technological process to produce the GAA structures.




Fig. 2.44: Illustration of CGAA-NW MOSFET with the stacked channels (nanowires) to increase drain current capability.

(b) Trapezoidal Gate Shape

It has been found that the trapezoidal gate shape (Fig. 2.45) has better control of the current driving capability of FinFETs than it is for the conventional FinFET [148]. Generally, the FinFET has superior gate control, but in the current driving ability, it suffers from degradation, and the trapezoidal gate shape can improve it. The degradation becomes due to the limited channel width and the parasitic source/drain resistance.




Fig. 2.45: 3D trapezoidal FinFET view (a), 2D cross-section of trapezoidal FinFET (b).

The trapezoidal gate shape can form the sharp carrier concentration gradient along the direction of carrier transport and thus introduce the extra diffusion current component. That structure improves the current driving capability in comparison with the conventional FinFET [148].

The maximum increase of on-state current I_{on} (2.56) compared to the conventional FinFET is 33 % when $\lambda = 1/4$ (Fig. 2.46).

$$I_{\text{on}}(\lambda) = \frac{I_{\text{on},\lambda} - I_{\text{on},\lambda=0}}{I_{\text{on},\lambda=0}} \quad (2.56)$$

where $I_{\text{on},\lambda}$ and $I_{\text{on},\lambda=0}$ are on-state currents for the specific parameter λ and conventional FinFET ($\lambda=0$). The λ represents the degree of change in fin width and it is defined as the following expression (2.57) [148].

$$\lambda = \frac{W_{\text{fin2}} - W_{\text{fin1}}}{2L} \quad (2.57)$$

where W_{fin1} and W_{fin2} are the fin widths of trapezoidal gate shape FinFET, and L is a channel length of the FinFET.




Fig. 2.46: Improvement of I_{on} as a function of the λ with different W_{fin1} .

The fabrication process of this trapezoidal FinFET is a very challenging manufacture since the graded fin width is difficult to be achieved by the double-patterning spacer method [149]. Therefore, this is only the feasibility method to form the graded fin width [148].

CHAPTER 3

RESEARCH DESIGN OF THE DIAMOND LAYOUT SHAPE MOSFET

THIS chapter describes the design and methodology adopted by this research to achieve the aims and objectives stated in section 1.3 of Chapter 1. Section 3.1 discusses the methodology and the research design used in this thesis. The methodology has been split into the stages by which the methodology has been implemented. These stages are symbolic-numerical computation, numerical computation, 3D device simulation, and experimental measurements. Section 3.2 lists all the instruments used in the study and justifies their use. These instruments are sorted into three categories (software, silicon wafer, and laboratory equipment). The last section 3.3 deals with how the data was analyzed and their analysis setups. These setups (numerical computation setup, simulation setup, and measurement setup) have been defined based on needs to achieve the aims and objectives of this thesis.

3.1 METHODOLOGY AND RESEARCH DESIGN

3.1.1 Methodology

The methodologies used in this work to research the lateral DLS MOSFET structures with better performances compared to the standard rectangular MOSFET structure have been divided into the following different categories:

(a) *Symbolic-numerical computation*

The growing demand for speed, accuracy, and reliability in scientific and engineering computing has been met by the merging of symbolic and numeric computation [150]. For this reason, an innovative symbolic-numerical expression for the calculation of DLS MOSFETs has been defined for the first time.

In this work, the symbolic-numerical calculation is based on a conformal transformation. Such as the conformal transformation, the Schwarz-Christoffel transformation has been used. More details about this exciting, innovative approach are provided in section 4.1.2 of Chapter 4: Results, Analyses and Discussions.

(b) *Numerical computations*

In order to verify the innovative symbolic-numeric expression, three different numeric calculations have been proceeded.

- *Schwarz-Christoffel transformation method:*

The first one is the Schwarz-Christoffel plugin into MATLAB software. This plugin verifies the correctness of the symbolic-numerical expression mentioned in the previous section. More details about this method is provided in the section 4.1.3.

- ***2D finite element method:***

As the second approach has been used a 2D finite element method (FEM). This method proves the correctness of the symbolic-numerical expression as well. The FEM analysis have been run in the Agros2D tool.

- ***3D TCAD simulation method:***

The last one method, which proves the innovative expression is based on the 3D TCAD simulation describes in the following sub-section. In the case of the upper numeric methods, there is a drawback in limitation in precision. The precision in these cases is defined by the number of digits used in the mentioned methods.

(c) 3D device simulations tool

As the optimal simulation tool for verification of the innovative expression the 3D TCAD Silvaco simulation tool has been chosen. It enables to simulate electrical, optical, chemical, crystalline wafer orientation, and thermal behavior of semiconductor devices. Moreover, it provides a physic-based platform to analyze DC, AC, and time domain responses for silicon. For the analyzing of the DLS MOSFET structures the electrical simulations with DC analysis have been run. More details about this 3D TCAD approach are provided in section 4.2.3 of Chapter 4: Results, Analyses, and Discussions.

(d) Experimental measurements

The last methodology used to verify the expression is measurement on the fabricated samples in BCD technology process. More details about this measurement are provided in section 4.2.4 of Chapter 4.

3.1.2 Research Design

The research of the lateral DLS MOSFET structures has two main objectives. The first one is to model and define conditions, where the researched DLS MOSFET structures have better electrical performances in comparison to rectangular layout shape (RLS) MOSFET structures. For this part 3D TCAD Silvaco simulation tool, MATLAB software, Agros2D software, Schwarz-Christoffel transformation, Python programming language, and Wolfram Mathematica have been used. To preserve the same input conditions for correct analyzing of them, the both layout styles (DLS, RLS respectively) have the same process settings, as well as they keep the same gate area A , and an effective aspect ratio width to length $(W/L)_{\text{eff}}$. In this work, the gate area of MOSFETs has been to $10 \mu\text{m}^2$ and the effective the aspect $(W/L)_{\text{eff}}$ varied from 0.5 to 2.0 with a step equal to 0.5. As the second objective is to verify the theoretical background by measurement on real silicon samples. For this kind of objective, the Cadence environment tool, Mentor Graphis software, and measurement equipment have been used. For this purpose, there have been fabricated 1 124 samples, which were proportionally divided into RLS MOSFETs and DLS MOSFETs with the angles equal to 120° , 100° , and 80° . More details about the theoretical and experimental results are summarized in sections 4.1.6 and (c) of Chapter 4: Results, Analyses, and Discussions.

3.2 INSTRUMENTS

3.2.1 Software

(a) *Symbolical and numerical calculations*

The software for symbolical and numerical calculations used in this work are listed here below in alphabetical order.

- **Agros2D**

Is an open-source code for numerical solutions of 2D coupled problems in technical disciplines. Its principal part is a user interface serving for complete preprocessing and postprocessing of the tasks (it contains sophisticated tools for building geometrical models and input of data, generators of meshes, tables of weak forms for the partial differential equations and tools for evaluating results and drawing graphs and maps) [151]. The processor is based on the library Hermes [152] containing the most advanced numerical algorithms [153-155] for monolithic and fully adaptive solution of systems of generally nonlinear and nonstationary partial differential equations (PDEs) based on hp-FEM (adaptive finite element method of higher order of accuracy). In the case of this thesis, it has been used as a verification tool which is able to numerically calculate physical fields such as electrostatic and electric currents.

- **MATLAB**

MATLAB (an abbreviation of "MATrix LABoratory") is a multi-paradigm numerical computing environment and proprietary programming language developed by MathWorks. MATLAB allows matrix manipulations, plotting of functions and data, implementation of algorithms, creation of user interfaces, and interfacing with programs written in other languages. While other programming languages mostly work with numbers one at a time, MATLAB is designed to operate primarily on whole matrices and arrays. MATLAB combines a desktop environment tuned for iterative analysis and design processes with a programming language that expresses matrix and array mathematics directly [156]. In the case of this work, it has been used due to the Schwarz-Christoffel Toolbox [157], which is important for verifying the innovative symbolic expression.

- **Python program language**

Is an open-source interpreted, high-level, general-purpose programming language created by Guido van Rossum and first released in 1991. Python's design philosophy emphasizes code readability with its notable use of significant whitespace. Its language constructs and object-oriented approach aim to help programmers write clear, logical code for small and large-scale projects [158]. In this thesis, the Python program language has been used for many reasons such as: 2D and 3D plotting of the mathematical analyses and measured data, to run parallel TCAD simulations, to control Agros2D tool, post-processing of simulated and measured data. In this work, hundreds of thousands and millions of simulations and measurement data have been generated during DLS MOSFET research and another program, such as Excel

from MS Office 365, has been able to process only tens of thousands of this data.

- **Wolfram Mathematica**

Usually termed Mathematica is a modern technical computing system spanning most areas of technical computing — including neural networks, machine learning, image processing, geometry, data science, visualizations, and others. The system is used in many technical, scientific, engineering, mathematical, and computing fields. It was conceived by Stephen Wolfram and is developed by Wolfram Research of Champaign, Illinois. The first release has been on June 23, 1988. The Wolfram Language is the programming language used in Mathematica. In this thesis, it has been used for symbolic calculation of elliptic integrals in Schwarz-Christoffel transformation.

(b) Semiconductor Process and Device Simulation

- **TCAD from Silvaco**

Silvaco Inc. develops and markets Electronic Design Automation (EDA) and Technology Computer Aided Design (TCAD) software and Semiconductor design IP (SIP). The company is headquartered in Santa Clara, California, and has a global presence with offices located in North America, Europe, and throughout Asia. Since its founding in 1984, Silvaco has grown to become a large privately held EDA company. The TCAD software from Silvaco Inc. [159], starting at the atomic and molecular level, simulates semiconductor device behavior without the need to run expensive and time-consuming experiments in manufacturing. The DLS MOSFET in this thesis has been simulated by the ATLAS device simulation software [160]. ATLAS is a modular and extensible framework for one, two- and three-dimensional

semiconductor device simulation. In this work, the DLS MOSFET has been simulated in three-dimensional setting. Before any semiconductor device structure is finalized for commercial production, it is important to understand device characteristics and performance. Technology Silvaco TCAD software provides an effective solution for simulating semiconductor device structure under steady-state and transient condition. Analysis of electrothermal parameters like electric field, leakage current, localized heating, and lattice temperature can aid in isolating structural vulnerability and understanding possible causes of device failure. For the above-mentioned characteristics of the software, the TCAD Silvaco has been chosen as the optimal device simulator.

(c) Transistor level simulation

- **Eldo platform from Mentor Graphics**

As the transistor level simulator, the Eldo platform from Mentor Graphics, has been used, because it is the industry proven, most advanced circuit verification platform for analog-centric circuits offering differentiated solution for reliability verification and comprehensive circuit analysis & diagnostics for analog, RF and mixed-signal circuits. It has been used for the simulation and verification of the measured data of the RLS MOSFET devices.

(d) Physical mask design

- **Virtuoso Layout Suite from Cadence**

The Virtuoso platform is the industry's most silicon-proven, comprehensive, custom IC design platform, trusted in taping out thousands of designs each year [161]. It supports custom analog, digital, and mixed-signal designs at the device, cell, block, and chip

levels. The enhanced Virtuoso Layout Suite offers accelerated performance and productivity from advanced full custom polygon editing (L) through more flexible schematic-driven and constraint-driven assisted full custom layout (XL), to full custom layout automation (GXL). Seamlessly integrated with the Virtuoso Schematic Editor and the Virtuoso Analog Design Environment, the Virtuoso Layout Suite enables the creation of differentiated custom silicon that is both fast and silicon accurate. In the case of this thesis, the (XL) version has been used. It allows to have connectivity between the corresponding schematic and layout view.

- **Calibre platform Mentor Graphics**

The Calibre platform, delivers outstanding performance, accuracy and reliability for the world's most successful chipmakers and IC designers. It allows to check correctness of the layout in terms of requested connectivity and process fabrication rules [162]. These checks are called DRC (Design Rule Check) and LVS (Layout Versus Schematic). Both rules are essential for the successfully closed design and layout. For the upper mentioned reason, the Calibre platform has been used in this work.

(e) *Post-processing and support programming*

- **Office 365**

Office 365 is a line of subscription services offered by Microsoft as part of the Microsoft Office product line. The brand encompasses plans that allow use of the Microsoft Office software suite over the life of the subscription, such MS Word, Skype, MS Excel and others. All Office 365 plans include automatic updates to their respective software at no

additional charge, as opposed to conventional licenses for these programs—where new versions require purchase of a new license [163]. In this work, the MS Excel and MS Word products have been used. The MS Excel is a spreadsheet with the features such as calculation, graphing tools, pivot tables, and a macro programming language called Visual Basic for Applications. It has been a very widely applied spreadsheet for these platforms, especially since version 5 in 1993. In the case of this thesis, it has been used for plotting simulated and measured data. For the post-processing of the simulated and measured data, it is better to use Python, which can cooperate with a huge volume of data.

- **SKILL program language**

SKILL is a Lisp dialect used as a scripting language and PCell (parameterized cells) description language used in many EDA software suites by Cadence Design Systems. SKILL was known as IL. SKILL was a library of IL functions. The name was originally an initialism for Silicon Compiler Interface Language (SCIL), pronounced "SKIL", which then morphed into "SKILL", a plain English word that was easier for everyone to remember. In this work, it has been used to design the DLS MOSFET with the correct DRC result.

3.2.2 Silicon Wafer

Besides others, the measurement set-up depends also on the kind of the packaging of the device under test (DUT). In the case of this thesis, the measurements have been performed directly on the 200 mm silicon wafer Fig. 3.1a-e. The direct measurements and automatized measurements of the devices

on the wafer in comparison with the measurement of the packed devices and manual measurements have, for example, the following benefits:

- It allows us to measure devices or chips on the specific locations of the wafer or it allows us to note locations where the measurements have been performed. Due to the process variability over each location on the wafer [164], the measurements on the different locations over the whole wafer is important. Based on that, we get more realistic results than it is in the opposite case, where the measurements are performed just on the small part of the wafer. Each wafer is divided into small parts (segments) called reticle fields (Fig. 3.1a). For the final qualification production step, it is also essential to measure the devices on more than one wafer.
- Reduction of the parasitic capacitance of the chip terminals areas connected to the measurement equipment. It is ensured by the possibility to use a smaller interface area between the measurement equipment and DUT. These special areas are named as probes points Fig. 3.1d. These probes points are much smaller in comparison with a chip pad. The reason, why the chip pads are bigger comes from the possibility to permanently bind them to the leads of chips by bond wires and to ensure high reliability of the connections [165].
- Reduction final cost, due to chip measuring before the packaging process step.
- Finally, the automatized measurement speed-up the production and verification line of the products, where each second of the measurement plays a key role. As one of the main tasks of the chip qualification engineers, who supervise the chip qualification to the massive production, is it to optimize the measurement set-up in terms of requested time for the measurement of the one device/chip.





Fig. 3.1: Photos of the measured sample directly on the wafer.

3.2.3 Laboratory Equipment

To measure DLS MOSFETs on silicon wafer, the following laboratory equipment have been used.

(a) Advanced wafer probing machine (Cascade Microtech 1200)

The advanced wafer probing machine Cascade Microtech 1200 (depicted and described in Fig. 3.2) allows both, manual and automatized measurements of the silicon samples directly on the wafer, respectively. The manual method is more suitable for the measurement of a few samples. In the case of this thesis, there is possible to measure up to 1 124 samples. For this number of samples, the manual approach is unacceptable, and therefore in the presented thesis, the advanced wafer probing machine has been used such as the optimal measurement method.



- | | |
|------------------------------|--|
| 1. wafer with DLS MOSFETs | 6. vertical wafer shift |
| 2. microchamber enclosure | 7. emergency off button |
| 3. advanced probe card | 8. electrical shift wafer controlled by a joystick |
| 4. optical check, microscope | 9. kinetic system Vibraplane table |

Fig. 3.2: Advanced wafer probing machine.

Cascade Microtech offers a complete line of high-performance solutions for on-wafer probing, circuit boards and modules, vertical probe cards, MEMS, electro-optic devices, and more. Probe stations are available with accessories such as thermal control systems, special cables, calibration software, and industry-leading probes [166]. In the case of this thesis, there has been used also the thermal control system for thermal measurement. For the measurement, the horizontal probe card has been developed, which is described in the following section.

(b) Probe Card

The probe card for the measurement of the DLS MOSFETs (Fig. 3.3a) is a special connection interface that ensures precise connecting of the DUT and measurement equipment via the probe needles (Fig. 3.3b). It is also used for electrical testing of integrated circuits on a wafer during the wafer test process in manufacturing. The wafer test process is highly important and highly dependent on the reliability of probe cards. In the test process, the needles of the probe card contact the DUT chip electrodes to conduct electrical testing for the go/no-go test.




Fig. 3.3: Probe card (a) and route planning of probe wires (b).

(c) *Precision semiconductor parameter analyzer (Agilent 4156C)*

The precision semiconductor parameter analyzer (Agilent 4156C) is a highly accurate laboratory benchtop solution for advanced device characterization. It is an electronic instrument for measuring and analyzing the characteristics of semiconductor devices. This one instrument allows us to perform both measurement and analysis of measurement results. Also, it allows us to store measurement data on a storage disk or store the data via LAN to a personal computer. Moreover, this instrument can be controlled by an external controller via GPIB by using remote control commands. This instrument also plots the measured data directly to its screen.



Fig. 3.4: Precision semiconductor parameter analyzer Agilent 4156C [161].

In the case of this thesis, the precision semiconductor parameter analyzer has been used for advanced device characterization. The measured and set I-V characterization data of the DLS MOSFETs have been read and set with high accuracy (Tab. 3.1 and Tab. 3.2) [167].

Tab. 3.1: Voltage Range, Resolution, and Accuracy (HRSMU = High Resolution Source Monitor Unit).

Voltage Range	Set Res.	Set Accuracy	Meas. Res.	Meas. Accuracy	Max. Current
$\pm 2\text{ V}$	100 μV	$\pm(0.02\%+400\ \mu\text{V})$	2 μV	$\pm(0.01\%+200\ \mu\text{V})$	100 mA
$\pm 20\text{ V}$	1 mV	$\pm(0.02\%+3\text{ mV})$	20 μV	$\pm(0.01\%+1\text{ mV})$	100 mA

Tab. 3.2: Current Range, Resolution, and Accuracy (HRSMU).

Current Range	Set Res.	Set Accuracy	Meas. Res.	Meas. Accuracy	Max. Volt
$\pm 100 \text{ nA}$	10 pA	$\pm(0.12 \% + 40\text{pA} + 100 \text{ fA} \times V_{\text{out}})$	100 fA	$\pm(0.1 \% + 20\text{pA} + 100 \text{ fA} \times V_{\text{out}})$	100 V
$\pm 1 \text{ }\mu\text{A}$	100 pA	$\pm(0.12\% + 400\text{pA} + 1\text{pA} \times V_{\text{out}})$	1 pA	$\pm(0.1 \% + 200\text{pA} + 1 \text{ pA} \times V_{\text{out}})$	100 V
$\pm 10 \text{ }\mu\text{A}$	1 nA	$\pm(0.07 \% + 4\text{nA} + 10 \text{ pA} \times V_{\text{out}})$	10 pA	$\pm(0.05 \% + 2\text{nA} + 10 \text{ pA} \times V_{\text{out}})$	100 V
$\pm 100 \text{ }\mu\text{A}$	10 nA	$\pm(0.07 \% + 40\text{nA} + 100 \text{ pA} \times V_{\text{out}})$	100 pA	$\pm(0.05 \% + 20\text{nA} + 100 \text{ pA} \times V_{\text{out}})$	100 V
$\pm 1 \text{ mA}$	100 nA	$\pm(0.06 \% + 400\text{nA} + 1 \text{ nA} \times V_{\text{out}})$	1 nA	$\pm(0.04 \% + 200\text{nA} + 1 \text{ nA} \times V_{\text{out}})$	100 V

3.3 ANALYSIS SETUP

This section discusses how the numerical, simulation and measured data were processed and analyzed.

3.3.1 Numerical Computation Setup

The numerical calculations of DLS MOSFETs have been performed in MATLAB software in cooperation with the Schwarz-Christoffel plugin, which calls SC Toolbox. For the numerical calculations, in the MATLAB environment has been used 16 digits of precision. For higher precision, vpa function in Symbolic Math Toolbox™ is available. The vpa provides variable precision which can be increased without limit. By default, vpa uses 32 significant decimal digits of precision.

3.3.2 Simulation Setup

In this thesis, the 3D TCAD simulation tool from Silvaco company [159] has been used as the reference simulation tool. The advantages and features of the TCAD simulation tool from the Silvaco company have already been described in section 3.1.1(c). That simulation tool has been used to realize DLS structures, considering the same effective aspect ratio $(W/L)_{\text{eff}}$ and same gate area A for any angle α . Angle α is an angle between metallurgical junctions of the drain/silicon-film regions, respectively source/silicon-film regions (Fig. 3.5a).

The DLS structures improve the electrical performances of MOSFETs in analog circuits. From the layout point of view, the DLS structures also have good matching parameters [168], which maintain the best performances of the analog circuits using DLS MOSFET devices. In general known, the device random mismatch is related to MOSFET gate area value [169, 170], and therefore the MOSFET gate area values are not set to the minimal value even for the latest planar technology nodes [171-173]. In the case of this work, it has been motivated by design in 28 nm, respectively 32 nm technology process where the MOSFETs of key analog circuits have the gate area over $20 \mu\text{m}^2$.

In this thesis, the gate area of MOSFETs has been set to $10 \mu\text{m}^2$. The $(W/L)_{\text{eff}}$ values have been varied from 0.5 to 2.0 with a step equal to 0.5. Partially considered [174] a gate polysilicon thickness t_{Gate} has been set to $0.2 \mu\text{m}$, a gate oxide thickness t_{ox} has been set to 8.5 nm , drain/source thicknesses t_{N^+} have been set to $0.4 \mu\text{m}$, and a silicon thickness t_{Si} has been set to $1.0 \mu\text{m}$. Pwell and N^+ drain/source doping concentrations have been set to $1 \cdot 10^{16} \text{ cm}^{-3}$ and $1 \cdot 10^{20} \text{ cm}^{-3}$, respectively (see Fig. 3.5). In Fig. 3.5, Drain, Source and Gate are terminals' names of MOSFET, L_{short} is a length of the transistor gate on the up/down sides, L_{long} is a length of the transistor gate in the middle of the transistor structure, and W' is a geometrical width of the DLS.




Fig. 3.5: Diamond Layout Style (DLS) of the general N channel MOSFET structure
(a) 2D top-view of the structure, (b) 3D side-view of the structure.

The 3D numerical simulations were run with a lateral electric field-dependent model, a concentration-dependent mobility model, Selberherr impact ionization model and Shockley-Read-Hall model for a behavior of a generation-recombination process.

3.3.3 Measurement Setup

The measurement setup in this work uses the latest advanced measurement methodology. This methodology is graphically depicted in Fig. 3.6, and here below are listed the used parts of the presented methodology:

- samples with the adjustment for four-points measurement,
- fully automatized measurement system,
- air compressor for temperature forcing system,
- temperature forcing system,
- one or more probe cards,
- precision semiconductor parameter analyzer, and
- personal computer (PC) for data control and processing.




Fig. 3.6: Measurement setup – flow chart.

Each item of the measurement flow chart is described in more details in the following text:

- Samples with the adjustment for four-points measurement:

The sample of this four-points measurement technique is depicted in Fig. 3.7. This technique ensures to measure the voltage delivered to the load independent of the voltage drop in the supply wires. In Fig. 3.7 there are the probe points connected to N-channel MOSFET as the follows order:

- (1) Gate MOSFET terminal
- (2) Drain force MOSFET terminal that power supplies the DUT
- (3) Drain sense MOSFET terminal, also known as Kelvin sensing, is immediately adjacent to the target terminal and sense the exact drain voltage of the drain terminal without the drop voltage that is present in the case of the force drain terminal
- (4) Nwell MOSFET terminal, in the case of this article, there is used triple well isolation [175]
- (5) Substate of the chip
- (6) Source force MOSFET terminal
- (7) Source sense MOSFET terminal
- (8) Bulk terminal of MOSFET




Fig. 3.7: Sample ready for for-point measurement.

- Air compressor:

Air compressor together with the temperature forcing system is able to set different temperature conditions of the DUT. Components usually fall into one of the three temperature grades: commercial (0 to 70 °C), industrial (-40 to 85 °C), and military (-55 to 125 °C) [176]. In case of this thesis, it has been measured for the commercial grade. To be sure the measured results are correct in the specific range, the temperature ranges have been extended. The final temperature range has been set to (-25 to 75 °C).

- The advanced wafer probing machine, the precision semiconductor parameter analyzer, and the probe card have been describe in the previous section 3.2.3 Laboratory Equipment.

As the next part of the measurement flow chart, is also a minimum number measurement needed to obtain relevant results. For the minimum number measured samples, it is recommended to follow the central limit theorem. The central limit theorem states that if we have a population with mean μ and standard deviation σ and take sufficiently large random samples from the population with replacement, then the distribution of the sample means will be approximately normally distributed. This will hold true regardless of whether the source population is normal or skewed, provided the sample size is sufficiently large (usually $n > 30$) [177]. Sampling "with replacement" means that when a unit selected at random from the population, it is returned to the population (replaced), and then a second element is selected at random. In case of this thesis, the number of samples and measurement have been every time over 30.

CHAPTER 4

RESULTS, ANALYSES, AND DISCUSSIONS

THIS chapter 4 details all the innovative results achieved in this doctoral thesis, such as innovative analytical descriptions of the effective aspect ratio of DLS MOSFET, improvements in the electrical performances of the DLS MOSFET by physical mask design, and the new precise model of the effective threshold voltage changes in the DLS MOSFETs. These results are discussed and presented in detail in the following three sub-section (4.1, 4.2, and 4.3). Furthermore, in this section are written theoretical analyses which are compared with the simulations and measurement results. In this thesis, the latest modern advanced measurement flow of integrated circuits directly on a wafer has been used to obtain high quality level of the measured data. This latest modern advanced measurement flow has been described in the previous Chapter 3: Research Design of the DLS MOSFET.

At the beginning of the each sub-section (4.1, 4.2, and 4.3), there is noted, where the results have already been published. Also, an author's contribution is written for each published article.

4.1 ANALYTICAL DESCRIPTIONS OF THE EFFECTIVE ASPECT RATIO OF DLS MOSFETS

All parts of this chapter have been published by the author with major contribution in the following reference:

D. Barri, P. Vacula, V. Kotě, J. Jakovenko and J. Voves, “Improvements in the Electrical Performance of IC MOSFET Components Using Diamond Layout Style Versus Traditional Rectangular Layout Style Calculated by Conformal Mapping.” *IEEE Transactions on Electron Devices*, vol. 66, no. 9, pp. 3718-3725, September 2019. doi: 10.1109/TED.2019.2931090. (Quartile 1)
Co-authorship: 70 %

4.1.1 Introduction

The DLS MOSFET is a special layout shape of MOSFETs due to its an irregular shape of the polysilicon gate. It is not a typical structure, such as a conventional rectangular layout shape, and due to its irregular shape, it has an inhomogeneous electric field in the active channel area of the MOSFET devices. To have possibility to use the DLS MOSFETs in integrated circuits, that inhomogeneous of the electric field should be precisely solved.

In this thesis, an innovative analytical expression of the DLS MOSFET is presented. This presented analytical expression is based on a conformal mapping and it is compared to an already one existing approach based on the “Longitudinal Corner Effect” (LCE). The LCE approach describes the DLS MOSFET only with the first-order approximation, and it is understood as a limitation in high-end integrated circuits, where the high level of precision is required. Therefore, there is a need to express the DLS MOSFET more precisely, such it is in this thesis. In the end of this section, the both methodologies are compared.

This section is organized as follows. Section 4.1.2 introduces the innovative analytical expression of DLS MOS transistor based on the Schwarz-Christoffel (SC) mapping theorem. In this section, there is presented the SC transformation and

using the SC transformation to get the novel analytical solution for calculation of the DLS MOS transistor. Section 4.1.3 describes steps how to use SC Toolbox in the MATLAB software to get SC numerical data. Section 4.1.4 introduces the first order approximation for the calculation of DLS MOSFETs based on the LCE and PAMDLE effects. Section 4.1.5 discusses and compares the novel presented analytical expression with the LCE+PAMDLE (LPEs) expression. The last section 4.1.6 summarizes achieved results and highlights the precision of the innovative model for calculation of the effective aspect ratio of the DLS MOSFETs based on the SC transformation.

4.1.2 The Innovative Analytical Description of the DLS MOSFET Based on the Schwarz-Christoffel Transformation

The presented innovative analytical expression of the DLS MOSFET is based on the conformal transformation. In mathematics, a conformal map is a function that preserves angles locally [178]. From an electric point of view, it is essential transformation for the correct transformation of electrical objects because it keeps the same local angles between equipotential lines and current flowlines inside of objects before and after geometric transformation. It is well shown in Fig. 4.1, where equipotential lines (pink colored lines) are everywhere perpendicular to current flowlines (green colored lines) for the object before transformation (Fig. 4.1a) as




Fig. 4.1: An example of conformal mapping.

well as for the object after transformation (Fig. 4.1b). This is the reason why this transformation has been decided as the correct one.

The conformal transformation allows the analytical transformation of an arbitrary polygon onto an equivalent rectangular shape, where the internal electrostatic conditions are solved and maintained [179, 180]. Such an arbitrary polygon can be triangular shapes [181], pentagon shapes [182], quadrilateral shapes (such as the trapezoidal shape used to describe DLS in this work) and others polygonal shapes [183].

In this thesis, the Schwarz–Christoffel (SC) transformation has been used such as a conformal function. Elwin Bruno Christoffel (1829-1900) and Hermann Amandus Schwarz (1843-1921) independently discovered the Schwarz–Christoffel mapping in 1867 and 1869 respectively, which provides a conformal mapping as it is for example depicted in Fig. 4.1 by conformal function $f_{\text{conformal}}$. Moreover, that conformal function returns an analytic result and therefore it has a high level of precision in electrical performances of MOSFET [183]. Besides the Schwarz–Christoffel mapping, there also exist other numerical methods for conformal mappings describes in [184].

Generally, as it is shown in Fig. 4.2, the DLS is a symmetrical structure where L_{short} is a length of the transistor gate on the up/down sides, L_{long} is a length of the transistor gate in the middle of the transistor structure, W is a geometrical width of the DLS, and α is an angle between metallurgical junctions. The Source and Drain terminals of the MOS transistor are highlighted by blue bold lines on the sides of the diamond/trapezoid structures. As the symmetrical line of this structure is a dashed line shown in Fig. 4.2a that allows split diamond layout style into two trapezoidal shapes. Because of the symmetry, only one part of the DLS structure is sufficient to solve [185], as it is in this paper. Since the symmetry boundary has the Neumann boundary condition with current density equal to zero, the final




Fig. 4.2: A DLS structure (a) split into two trapezoidal layout shapes (b).

aspect ratio of the equivalent rectangle has the same length and doubled width. In the case, where the reflection boundary is the Dirichlet boundary condition, the final equivalent rectangle will have the length doubled, and the width will be the same [185].

The non-rectangular gate shape has a significant impact on the final MOS effective aspect ratio $(W/L)_{\text{eff}}$ and thus on the performance of the DLS MOS transistor. The effective aspect ratio $(W/L)_{\text{eff}}$ plays a key role for drain-source current calculation (I_{DS}) of the DLS MOS transistor. In the case of an N-channel DLS MOSFET, the I_{DS} is defined for a linear region by (4.1) and in a saturation region by (4.2) [186].

$$I_{\text{DS}} = \mu_{\text{N}} C_{\text{ox}} \left(\frac{W}{L} \right)_{\text{eff}} \left(V_{\text{GS}} - V_{\text{th}} - \frac{V_{\text{DS}}}{2} \right) V_{\text{DS}} \quad (4.1)$$

$$I_{\text{DS}} = \frac{1}{2} \mu_{\text{N}} C_{\text{ox}} \left(\frac{W}{L} \right)_{\text{eff}} (V_{\text{GS}} - V_{\text{th}})^2 (1 + \lambda V_{\text{DS}}) \quad (4.2)$$

where μ_{N} is an electron mobility, C_{ox} is an oxide capacitance, W is an effective width of MOS transistors, L is an effective length of MOS transistors, V_{GS} is a gate-source voltage of MOS transistors, V_{DS} is a drain-source voltage of MOS transistors, V_{th} is a threshold voltage of MOS transistors and λ is a channel length modulation factor.

Considering the previous symmetry theory, the equivalent effective aspect ratio of the trapezoidal structure should be multiplied by a factor of two to obtain the correct equivalent effective aspect ratio for the symmetric DLS structures. Moreover, this approach makes at least 2 times faster simulation and therefore, in this thesis, the DLS analytic solution is based on SC mapping of trapezoidal shape to a rectangular shape instead of the direct SC mapping of diamond to a rectangular shape.

The Schwarz-Christoffel mapping theorem is defined as a transformation that maps the upper-half plane z (Fig. 4.3(b)) to an arbitrary polygon in w -plane (Fig. 4.3(a),(c)) [185]. In connection with the previous and for the case of this thesis, the SC function maps the upper-half of the z -plane onto the trapezoid in the w_1 -plane by the mapping $w_1 = \phi_1(z)$,

$$w_1 = \phi_1(z) = \int_0^z (1-x^2)^{\alpha_n-0.5} (1-k^2x^2)^{-\alpha_n-0.5} dx \quad (4.3)$$

and also, the SC function maps upper-half of the z -plane onto the rectangle in the w_2 -plane by the mapping $w_2 = \phi_2(z)$

$$w_2 = \phi_2(z) = \int_0^z (1-x^2)^{-0.5} (1-k^2x^2)^{-0.5} dx \quad (4.4)$$

where ϕ_1 , and ϕ_2 are SC mapping functions, α_n is a normalized angle by the expression $\alpha_n = (90^\circ - \alpha/2)/360^\circ$ and it is indicated in degrees. Parameter k provides a relationship between the parameters that describe the trapezoidal shape and those that describe the rectangular shape.

Then mapping of the trapezoid to the rectangle is given by $w_2 = \phi_1(\phi_2^{-1}(w_1))$. After routine manipulations [187] we have got the equivalent relationship between width and length of a trapezoid. It is signed as an effective aspect ratio $(W/L)_{\text{eff,SCT,ana,trapezoid}}$ expressed by the following expression (4.5):

$$\left(\frac{W}{L}\right)_{\text{eff,trapezoid}}^{\text{SCT,ana}} = f\left(\alpha, \frac{W'}{L_{\text{short}}}\right) \quad (4.5)$$




Fig. 4.3: Schwarz-Christoffel mapping of a trapezoid (a) onto a rectangle (c) by mapping through upper-half of the z -plane (b).

An analytical approximation of the relationship indicated in (4.5) is shown in the following expression (4.6)

$$\begin{aligned}
 \left(\frac{W}{L}\right)_{\text{eff, trapezoid}}^{\text{SCT, ana}} &= \\
 &= \frac{1}{\frac{2L_{\text{short}}}{W'} - 7.10^{-5} \left(90 - \frac{\alpha}{2}\right)^2 + 1.57 \cdot 10^{-2} \left(90 - \frac{\alpha}{2}\right) - 2.10^{-3}}
 \end{aligned} \tag{4.6}$$

where α is in degrees and is accurate to within one percent provided $2L_{\text{short}}/W' > 1.4$. A L_{short} is a shorter parallel side of the trapezoid, and a W' is a geometrical width of the trapezoid

Considering non-parallel lines of trapezoid as a source and a drain of MOS transistors, the final analytical effective aspect ratio $(W/L)_{\text{eff}}$ expression of the diamond layout shape MOSFET is defined as twice (4.6) by the following expression (4.7):

$$\begin{aligned} \left(\frac{W}{L}\right)_{\text{eff}}^{\text{SCT,ana}} &= \\ &= \frac{2}{\frac{2L_{\text{short}}}{W'} - 7.10^{-5} \left(90 - \frac{\alpha}{2}\right)^2 + 1.57.10^{-2} \left(90 - \frac{\alpha}{2}\right) - 2.10^{-3}} \end{aligned} \quad (4.7)$$

To verify the novel analytical expression of the DLS MOSFET (4.7), the MATLAB SC Toolbox has been used. Further details about this method are briefly described in the following section.

4.1.3 The Verification Methodology of the Innovative Expression using MATLAB SC Toolbox

The Schwarz-Christoffel SC Toolbox is a plugin for MATLAB software that was created by Tobin A. Driscoll. It uses a following conformal function $f(z)$ (4.8) for a conformal map from the complex half-plane (the canonical domain, z -plane in Fig. 4.4) to the interior of a polygon (the physical domain, w -plane in Fig. 4.4):

$$w_k = f(z) = A + C \int_{z_0}^z \prod_{k=1}^{n-1} (\zeta - z_k)^{\beta_k \pi - 1} d\zeta \quad (4.8)$$

where the vertices of the polygon are denoted as w_1, w_2, \dots, w_n and $\beta_1\pi, \beta_2\pi, \dots, \beta_n\pi$ are the interior angles at these vertices. The A and C are unknown

complex constants that need to be determined. Different choices of the constants A and C rotate, scale and/or translate the target polygon [188]. Index n is the number of vertices. It is convenient to suppose that $f(\infty) = w_n$. Coordinates $z = x + jy$ and $w = u + jv$ denote complex numbers in the z -plane and w -plane, respectively.

The MATLAB SC toolbox provides a numerical calculation method with both graphical user interface and command line functions to perform mapping numerically. SC toolbox provides a lot of SC map constructors and one of them is calling `rectmap`. The `rectmap` directly maps a polygon to a rectangle.

For the calculation of DLS MOS transistor, the numerical MATLAB calculation of the SC transformation has been used as well. An important outcome of this process is the modulus. It returns the effective aspect ratio $(W/L)_{\text{eff}}$ that will be compared to the other approaches in this thesis.

In the case of this thesis, the conformal mapping theorem for mapping diamond layout shapes to rectangular layout shapes (Fig. 4.2) where the both objects have the same effective aspect ratio and after routine numeric operations also the same surface area has been used. It is a very important point in terms of comparison of MOSFET performances with different layout shapes.




Fig. 4.4: SC mapping theorem from half z -plane onto a polygon in w -plane

4.1.4 The Analytical Description of the DLS MOSFET Based on the LCE and PAMDLE

In previous sections, two ways to calculate the effective aspect ratio $(W/L)_{\text{eff}}$ have been described. The first one is based on the analytic expression of DLS by using Schwarz-Christoffel mapping and that effective aspect ratio is calling as $(W/L)_{\text{eff,SCT,ana}}$. The second approach is a numerical calculation of DLS by applying using the SC Toolbox in MATLAB software and then that effective aspect ratio is calling as $(W/L)_{\text{eff,SCT,num}}$. The next approach that describes DLS is presented in the following parts of this section. This method is based on the longitudinal corner effect and it will be in the next section compared with the formerly described Schwarz-Christoffel mapping methods.

Description of the Diamond Layout Shape based on the LCE (Longitudinal Corner Effect) and PAMDLE (Parallel Association of MOSFET with Different Channel Lengths Effect) has been recently published in [127] and [128]. In these publications, the DLS MOS transistor description is based on two effects. The first effect is “corner effect” along the channel longitudinal (parallel) direction named “Longitudinal Corner Effect” (LCE) [127]. In considering LCE the gate hexagonal geometry can be composed by two trapezoidal geometries. The second effect is PAMDLE effect [128] that reduces the effective channel length L_{eff} of Diamond MOSFET in comparison of the rectangular MOSFET counterpart, in the first order approximation, by the average channel length of the trapezoidal regions, as it is indicated in equation (4.9)

$$L_{\text{eff}} = \frac{L_{\text{short}} + L_{\text{long}}}{2} \quad (4.9)$$

where L_{short} is a length of the transistor gate on the up/down sides (see Fig. 4.2), L_{long} is a length of the transistor gate in the middle of the transistor structure.

So, taking into account (4.9) the aspect ratio of the DLS described based on the LCE and PAMDLE is (4.10) for angle α in range from 0° to 90° and (4.11) for angle α in range from 90° to 180° , respectively. That effective aspect ratio is calling as $(W/L)_{\text{eff,LPEs}}$

$$\left(\frac{W}{L}\right)_{\text{eff}}^{\text{LPEs}} = 2 \left(\frac{W'}{L_{\text{short}} + L_{\text{long}}} \right) \sqrt{2(1 + \cos \alpha)}; \quad \alpha = 0^\circ - 90^\circ \quad (4.10)$$

$$\left(\frac{W}{L}\right)_{\text{eff}}^{\text{LPEs}} = 2 \left(\frac{W'}{L_{\text{short}} + L_{\text{long}}} \right) \sqrt{2 + \cos \alpha}; \quad \alpha = 90^\circ - 180^\circ \quad (4.11)$$

where W' is a geometrical width of the DLS MOSFET (see Fig. 4.2).

4.1.5 Results, Discussion and Comparison

The effective aspect ratios $(W/L)_{\text{eff,LPEs}}$ and $(W/L)_{\text{eff,SCT,ana}}$ respectively have been compared to the aspect ratio calculated by MATLAB SC toolbox $(W/L)_{\text{eff,SCT,num}}$ by the following expressions (4.12) and (4.13), respectively.

$$\epsilon \left(\frac{W}{L}\right)_{\text{eff}}^{\text{LPEs}} = \left(\frac{\left(\frac{W}{L}\right)_{\text{eff}}^{\text{LPEs}} - \left(\frac{W}{L}\right)_{\text{eff}}^{\text{SCT,num}}}{\left(\frac{W}{L}\right)_{\text{eff}}^{\text{SCT,num}}} \right) \cdot 100 \quad (4.12)$$

$$\epsilon \left(\frac{W}{L}\right)_{\text{eff}}^{\text{SCT,ana}} = \left(\frac{\left(\frac{W}{L}\right)_{\text{eff}}^{\text{SCT,ana}} - \left(\frac{W}{L}\right)_{\text{eff}}^{\text{SCT,num}}}{\left(\frac{W}{L}\right)_{\text{eff}}^{\text{SCT,num}}} \right) \cdot 100 \quad (4.13)$$

The sample data for the case where the effective aspect ratio $(W/L)_{\text{eff,SCT,num}}$ is equal to 1.0 is shown in the Tab. 4.1. The complete results of this analysis are depicted on Fig. 4.5 in condition where the gate area A of DLS is fixed to $10 \mu\text{m}^2$, an angle α is set from 180° (conventional rectangular shape) down to 30° , and the effective aspect ratio $(W/L)_{\text{eff,SCT,num}}$ is set from 0.5 to 2.0.

By analyzing Fig. 4.5, we can see that an error of the effective aspect ratio $\epsilon(W/L)_{\text{eff,LPEs}}$ is increasing if the angle α of the DLS is decreasing. It is valid until a specific α -point is reached. After that, it changes a trend and the error of the effective aspect ratio $\epsilon(W/L)_{\text{eff,LPEs}}$ is decreasing. The position of the specific α -point depends on geometry setting of DLS MOS transistor, i.e. effective aspect ratio. If the effective aspect ratio $(W/L)_{\text{eff,SCT,num}}$ is decreasing then the position of the specific α -point is increasing. The maximal error values of the aspect ratio




Fig. 4.5: Calculated error of effective aspect ratio $(W/L)_{\text{eff}}$ depending on angle α between SCT model (solid line) and LPEs (LCE+PAMDLE) model (dashed line) respectively and numerically simulated aspect ratio (MATLAB simulation).

calculated by LCE+PAMDLE are in the range from -27 % to +38 %. In counterpart with the new SC analytical description of DLS MOS transistor, the maximal error values are in the range from 0 % to -5.5 %. The new SC approach is much more precise than LCE+PAMDLE approach and moreover, the maximal error of the effective aspect ratio values $\epsilon(W/L)_{\text{eff,SCT,ana}}$ are linearly increasing if the angle α is decreasing. It is an important knowledge because we can easily predict where the maximal deviation error happens and also its maximal value.

Tab. 4.1: Analysis of effective aspect ratio $(W/L)_{\text{eff}}$ for both LPEs and SCT cases of the DLS with various angles α

α ($^{\circ}$)	$(\frac{W}{L})_{\text{eff}}^{\text{SCT,num}}$ (-)	A (μm^2)	W (μm)	L_{short} (μm)	L_{long} (μm)	$(\frac{W}{L})_{\text{eff}}^{\text{LPEs}}$ (-)	$(\frac{W}{L})_{\text{eff}}^{\text{SCT,ana}}$ (-)	$\epsilon(\frac{W}{L})_{\text{eff}}^{\text{LPEs}}$ (%)	$\epsilon(\frac{W}{L})_{\text{eff}}^{\text{SCT,ana}}$ (%)
180	1.0	10	3.162	3.162	3.162	2.0009	2.0020	0.05	0.10
170	1.0	10	3.159	3.027	3.304	2.0187	2.0086	0.94	0.43
160	1.0	10	3.149	2.898	3.453	2.0555	2.0116	2.77	0.58
150	1.0	10	3.132	2.773	3.612	2.1067	2.0119	5.33	0.60
140	1.0	10	3.109	2.651	3.783	2.1659	2.0104	8.30	0.52
130	1.0	10	3.077	2.532	3.967	2.2260	2.0076	11.30	0.38
120	1.0	10	3.038	2.415	4.169	2.2794	2.0043	13.97	0.21
110	1.0	10	2.990	2.298	4.392	2.3189	2.0008	15.94	0.04
100	1.0	10	2.931	2.182	4.641	2.3374	1.9975	16.87	-0.12
90	1.0	10	2.862	2.064	4.925	2.3284	1.9948	16.42	-0.26
80	1.0	10	2.778	1.944	5.255	2.3843	1.9929	19.21	-0.35
70	1.0	10	2.679	1.819	5.646	2.3657	1.9923	18.29	-0.39
60	1.0	10	2.560	1.689	6.123	2.2800	1.9928	14.00	-0.36
50	1.0	10	2.416	1.549	6.730	2.1217	1.9950	6.09	-0.25
40	1.0	10	2.238	1.395	7.543	1.8852	1.9989	-5.74	-0.06
30	1.0	10	2.011	1.220	8.725	1.5639	2.0045	-21.81	0.22

4.1.6 Summary

This section presents and compares the new innovative methodology for calculation effective aspect ratio of a diamond layout shape MOS transistor based on the Schwarz-Christoffel transformation with the already existing approach based on the Longitudinal Corner Effect. The result of this part is an analytical expression describing the effective aspect ratio of the DLS MOS transistor. It was observed and proved, by numerical calculation in MATLAB software, that the new presented approach of effective aspect ratio calculation reaches much better results. The maximal deviation values of the effective aspect ratio calculated by LCE+PAMDLE are in the range from -27 % to +38 %. In counterpart with the new SC analytical description of DLS MOSFET the maximal deviation values are in the range from 0 % to -5.5 %, and moreover the maximal effective aspect ratio deviation values are linearly increasing if the angle α of DLS MOS is decreasing. It is an important knowledge because we can easily predict where the maximal deviation happens and the maximal value of it. It was calculated for aspect ratio lower than 2.0. Such the next benefit of the new model is continuous character over all angles. In the LCE+PAMDLE approach, and in the case where angle α is equal to 90° , there is a non-continuous point (Fig. 4.5). It happened due to needing two different expressions to describe the effective aspect ratio for DLS MOSFETs. In the new presented approach, there is just one expression, which fully describes the effective aspect ratio of the DLS MOSFETs for all angles.

4.2 IMPROVEMENTS IN THE ELECTRICAL PERFORMANCES OF THE DLS MOSFET BY PHYSICAL MASK DESIGN

All parts of this chapter have been published by the author with major contribution in the following references:

D. Barri, P. Vacula, V. Kotě, J. Jakovenko and J. Voves, “Improvements in the Electrical Performance of IC MOSFET Components Using Diamond Layout Style Versus Traditional Rectangular Layout Style Calculated by Conformal Mapping.” *IEEE Transactions on Electron Devices*, vol. 66, no. 9, pp. 3718-3725, September 2019. doi: 10.1109/TED.2019.2931090. (Quartile 1)
Co-authorship: 70 %

D. Barri, P. Vacula, T. Grešl, P. Švancara, V. Kotě, J. Jakovenko and J. Voves, “MOSFETs’ Electrical Performance in the 160-nm BCD Technology Process with the Diamond Layout Shape.” *IEEE Transactions on Electron Devices*, vol. 67, no. 8, pp. 3270-3777, August 2020. doi: 10.1109/TED.2020.3000744. (Quartile 1)
Co-authorship: 61 %

D. Barri, and J. Jakovenko, “Comparison of Measured Data Given by Automatized Measurement Methodology with the Analytical Expression of DLS MOSFET.” in *IEEE Proceedings of the 25th International Conference on Applied Electronics (AE) 2020*, Pilsen, Czech Republic, 8 September 2020. pp. 3-8. ISBN 978-80-261-0891-7. doi: 10.23919/AE.2019.8866997.
Co-authorship: 90 %

4.2.1 Introduction

In the previous section, the latest analytical calculation method of the effective aspect ratio $(W/L)_{\text{eff}}$ of DLS MOSFET has been described. The effective aspect ratio $(W/L)_{\text{eff}}$ has a significant role for drain-source I_{DS} current calculation of MOSFET in a linear region (4.1), and in a saturation region (4.2), respectively.

Generally, among the crucial electrical parameters of MOS transistors also belongs a drain-source current I_{DS} . Therefore, in this thesis, the impact of DLS MOS transistors on the I_{DS} performance has also been analyzed.

The latest analytical expression of the effective aspect ratio of the DLS MOS transistors (4.7) is used in the following part 4.2.2 to calculate the theoretical drain-source current enhancement. In subsection 4.2.5 of this part, the given theoretical drain-source current enhancement is compared with the 3D TCAD simulations results and measurement results.

4.2.2 Theoretical Drain Current Enhancement Given by Schwarz-Christoffel Transformation of the DLS

The theoretical drain-source current enhancement $\delta I_{DS,SCT}$ of the DLS MOSFETs is calculated as the ratio of DLS MOSFET drain current with an arbitrary set angle to the drain current of the conventional rectangular layout shape of the MOS transistor with the following expression

$$\delta I_{DS,SCT} = \left(\frac{I_{DS,SCT,DLS} - I_{DS,SCT,RLS}}{I_{DS,SCT,RLS}} \right) \cdot 100 \quad (4.14)$$

where $I_{DS,SCT,DLS}$ is a calculated drain-source current of the DLS MOS transistor, and $I_{DS,SCT,RLS}$ is a calculated drain-source current of the RLS MOS transistor.

The flowchart depicted in Fig. 4.6 clearly describes the methodology to calculate the theoretical drain-source current enhancement. In the first step, there is necessary to create a list of compared structures. In our case, the list has at least two items. One of them is RLS MOSFET, which is taken as a reference MOS transistor, and the second is a DLS MOSFET with the arbitrarily required set angle. After then, the list of studied structures is created, the next step is a decision if all items in the list have already proceeded the following step. The action list of the following step is:

- Create a studied structure (for example RLS or DLS MOS transistor).
- Calculate the effective aspect ratio of the created structure by the new analytical expression (4.7) based on the Schwarz-Christoffel transformation, and save as $(W/L)_{\text{eff}}$.




Fig. 4.6: The flowchart calculation of the theoretical drain current gain given by Schwarz-Christoffel transformation.

- Run 3D TCAD simulation in Silvaco DeckBuild tool.
- The output of the 3D TCAD simulation are two values. The first one is a threshold voltage and the second is a drain-source current of the studied structure. The given values are saved such as $V_{th,TCAD}$, and $I_{DS,TCAD}$, respectively.

When all the studied structures have finished the upper steps, the next step reads the stored values such as calculated effective aspect ratio $(W/L)_{eff}$, and its extracted the threshold voltages $V_{th,TCAD}$ and drain-source currents $I_{DS,TCAD}$ from 3D TCAD simulations. After the data reading, it follows:

- The drain-source current enumeration is calculated for each studied structure (i.e. 1x RLS, and 1x or more DLS MOS transistor). For the drain-source current calculation has been used the expression for saturation region (4.2).
- After the routine manipulation, the drain-source current enhancement enumeration is calculated, with the expression (4.14) for the calculated data $\delta I_{DS,SCT}$.

The results of the this part are described in the section 4.2.5 “Results, Discussion and Comparison” together with the simulated TCAD results and measured results on silicon samples.


4.2.3 3D TCAD Simulations of the Drain-Source Current Enhancement

In order to analyze an impact of an angle α of the DLS MOS transistor on the drain-source current saturation I_{DS} , the 3D TCAD Silvaco simulation tool was used. Detailed description of the simulated structures is described in section 3.3.2 “Simulation Setup” of this thesis.


The 3D TCAD simulations graphically confirm the correctness of the theoretical section 4.1.2 of this thesis. As we can see, the theoretical characteristics

of electrostatic potential and current density (Fig. 4.1a-b) meet with the characteristics given by the 3D TCAD simulations. The results of these 3D TCAD simulations are depicted in Fig. 4.7a-b and Fig. 4.8a-b respectively for RLS MOS transistor and DLS MOS transistor. This similarity demonstrates the correctness of the proposed theoretical approach and can be reliably used for further research.

In the above-mentioned examples, the both RLS and DLS MOS transistors have the same effective aspect ratio $(W/L)_{\text{eff,SCT,num}}$ equal to 1.0, and DLS MOS transistor has α angle equal to 130° for this example. The gate-source voltage V_{GS} for these transistors has been set to 2.0 V and drain-source voltage V_{DS} has been set to 2.0 V. As we can see the electrostatic potential of the RLS MOS transistor Fig. 4.7a has the maximal voltage value on the drain electrode ($V_{\text{D}} = 2.0$ V), the minimum voltage value is on the source electrode ($V_{\text{S}} = 0$ V), and the voltage



(a) potential of the rectangular layout shape




(b) potential of the diamond layout shape


Fig. 4.7: Potential examples of the RLS, DLS respectively of MOS transistor for $(W/L)_{\text{eff}}$ equal to 1.0

gradient has orderly characteristics from the drain electrode to the source electrode. The potential gradient sequentially changes throughout the physical width of the RLS MOS transistor at the same time. In the counterpart, for the DLS MOS transistor, the potential gradient does not change sequentially throughout the physical width of the DLS MOS transistor at the same time. The potential of the DLS MOS transistor changes in the specific equipotential lines as it has been presented in theoretical section 4.1.2 “The Innovative Analytical Description of the DLS MOSFET Based on the Schwarz-Christoffel Transformation” of this paper. In section 4.1.2, the electrostatic potential is described by vertical equipotential lines.

Since the equipotential lines are always perpendicular to electric field lines thus the current flow is perpendicular to the equipotential lines. The current flow along the channel length of the RLS/DLS MOS transistor is represented on Fig. 4.8a-b by current density. The Fig. 4.8a presents the current flow of the RLS



(a) current density of the rectangular layout shape



(b) current density of the diamond layout shape

Fig. 4.8: Current density examples of the RLS, DLS respectively of MOS transistor for $(W/L)_{\text{eff}}$ equal to 1.0

MOS transistor. In this case, the current density is homogenously spread along the channel width of the MOS transistor. Instead in the DLS MOS transistor case (Fig. 4.8b), the current density reaches a maximum when the gate channel length is the shortest (the shortest distance between the source and the drain electrode). It is highlighted with red-colored region in Fig. 4.8b. Also, Fig. 4.8b shows how the current density decreases from the edge of the gate channel length of the DLS MOS transistor to the center of the DLS MOS structure, where the distance between the source to the drain electrode is maximum. In conformity with the theory already presented in theoretical section 4.1.2 “The Innovative Analytical Description of the DLS MOSFET Based on the Schwarz-Christoffel Transformation” of this paper. In section 4.1.2, the current density has been described by density of horizontal current lines from drain to source in the Fig. 4.1a. The higher density of the current flowlines crossing a certain part means the higher current density in this part because an equal amount of current flows between each neighboring pair of current flowlines [189]. In the 2D (two dimensional) case, the certain part is replaced by a line [190].

The simulated drain-source current enhancement $\delta I_{DS,TCAD}$ related to the RLS MOS transistor, is given by the following expression (4.15)

$$\delta I_{DS,TCAD} = \left(\frac{I_{DS,TCAD,DLS} - I_{DS,TCAD,RLS}}{I_{DS,TCAD,RLS}} \right) \cdot 100 \quad (4.15)$$

where $I_{DS,TCAD,DLS}$ is a simulated drain-source current of the DLS MOS transistor, and $I_{DS,TCAD,RLS}$ is a simulated drain-source current of the RLS MOS transistor.

The results of the this part are described in the section 4.2.5 “Results, Discussion and Comparison” together with the calculated results and measured results on silicon samples.

4.2.4 Experimental Measurement of the Drain-Source Current Enhancement In 160 nm BCD Technology Process

An example of the measured sample and its pad out for the four points measurement method is depicted in Fig. 4.9(a), and Fig. 4.9(b), respectively. In this example, the DLS NMOS transistor has an angle α equal to 100° . All measured samples are isolated with the triple well strategy [175]. Thanks to the triple well isolation, all devices are perfectly isolated from the substrate, and each of them has an independent bulk connection for each device. In our case, it is realized by Nwell isolation, which is connected to pad 1 in Fig. 4.9(b). The pad 2 is a drain terminal of the N-channel MOSFET device for the sensing of the electrical properties; pad 3 is used for the drain forcing by an external environment. The pad 4 controls the gate terminal, and the pad 5 is a bulk of the N-channel MOSFET device. The pad 6 and 7 are used for the sensing and forcing, respectively of the source terminal of the transistor. The last pad 8 is connected to the substrate of the samples.

Tab. 4.2 presents the physical dimensions of the devices that were implemented with the 160 nm BCD STMicroelectronics technology [174]. In this technology, 1 124 samples were fabricated, which were proportionally divided.




Fig. 4.9: Photography of the DLS NMOS transistor with the angle $\alpha = 100^\circ$ (a) and its pad out connections for four points measurements (b)

The first category is RLS MOS transistors ($\alpha=180^\circ$) as the reference devices and the other category are three types of DLS MOS transistors with the angles α equal to 120° , 100° , and 80° . All the fabricated devices have a similar area equal to $500 \mu\text{m}^2$, and effective aspect ratio $(W/L)_{\text{eff}}$ equal to 2.004 (RLS MOS transistor, $\alpha = 180^\circ$), 1.892 ($\alpha = 120^\circ$), 1.834 ($\alpha = 100^\circ$), and 1.758 ($\alpha = 80^\circ$). The big effective active area of the MOSFETs ensures true measurement of MOS parameters, that are not affected by the short channel effect. The last column of the table represents the measured drain-source current enhancement $\delta I_{\text{DS,Meas}}$ (4.16) related to the RLS MOS transistor, given by the following expression:

$$\delta I_{\text{DS,Meas}} = \left(\frac{I_{\text{DS,Meas,DLS}} - I_{\text{DS,Meas,RLS}}}{I_{\text{DS,Meas,RLS}}} \right) \cdot 100 \quad (4.16)$$

where $I_{\text{DS,Meas,DLS}}$ is a measured drain-source current of the DLS MOS transistor, and $I_{\text{DS,Meas,RLS}}$ is a measured drain-source current of the RLS MOS transistor. The data in Tab. 4.2 have been given from the output characteristic of MOS transistors depicted in Fig. 4.10, where all data have been normalized to the same effective aspect ratio equal to 2.

Tab. 4.2: Dimensions of the measured and fabricated MOS transistors in BCD 160 nm technology

α ($^\circ$)	W (μm)	L_{short} (μm)	L_{long} (μm)	$\left(\frac{W}{L}\right)_{\text{eff}}$ (-)	A (μm^2)	$\delta I_{\text{DS,Meas}}$ (%)
180	31.62	15.81	15.81	2.004	500	0.00
120	28.24	9.28	25.24	1.892	487	3.48
100	26.34	7.68	29.28	1.834	487	6.80
80	23.94	6.42	34.22	1.758	486	10.99

By analyzing Tab. 4.2, we can observe that DSL MOSFETs devices with a decreasing angle α have higher drain-source enhancement related to conventional rectangular MOS transistors. For example, for the DLS MOSFETs with the angle α equal to 80° , it is up to 10.99 %.




Fig. 4.10: Measurement results of performance improvement of the drain-source current in the saturation region of the DLS MOS transistor given from measured data

The following section compares all theoretical, simulated, and measured data in order to highlight the conformity between the innovative expression and the simulated and measured data.

4.2.5 Results, Discussion and Comparison

This section summarized the drain-source current enhancement results given by the theoretical calculation, 3D TCAD simulation and measurement. The following

(a) *Comparison of the theoretical calculations with the 3D TCAD simulations*

An example of the calculated and simulated drain-source current enhancement data ($\delta I_{DS,SCT}$ and $\delta I_{DS,TCAD}$,) for the case where the effective aspect ratio $(W/L)_{\text{eff}}$ is equal to 2.0 for various angles α (from 180° to 80°) and with the same active MOS transistor area equal to $10 \mu\text{m}^2$ is presented in Tab. 4.3. The MOSFETs have been simulated in the saturation region, where $V_{DS} = 2.0 \text{ V}$,

Tab. 4.3: Sample data of the enhancement saturation drain-source current δI_{DS} for both TCAD simulations and analytic calculations of the DLS MOS transistor for the various angles α , the same aspect ratio equal to 2.0 and the same active area.

α ($^\circ$)	$(\frac{W}{L})_{\text{eff}}$ (-)	A (μm^2)	W (μm)	L_{short} (μm)	L_{long} (μm)	$\delta I_{DS,SCT}$ (%)	$\delta I_{DS,TCAD}$ (%)	$\epsilon I_{DS,SCT,TCAD}$ (%)
180	2.0	10	4.4721	2.2361	2.2361	0.00	0.00	0.00
170	2.0	10	4.4621	2.0459	2.4363	0.16	0.13	0.03
160	2.0	10	4.4321	1.8655	2.6470	0.44	0.37	0.07
150	2.0	10	4.3823	1.6948	2.8690	0.99	0.64	0.35
140	2.0	10	4.3132	1.5335	3.1034	1.50	1.76	-0.26
130	2.0	10	4.2251	1.3817	3.3519	2.40	2.21	0.20
120	2.0	10	4.1184	1.2393	3.6170	3.36	3.57	-0.20
110	2.0	10	3.9935	1.1059	3.9022	4.74	4.80	-0.05
100	2.0	10	3.8506	0.9815	4.2125	6.41	6.46	-0.05
90	2.0	10	3.6895	0.8656	4.5551	8.48	8.68	-0.19
80	2.0	10	3.5097	0.7579	4.9406	11.50	11.35	0.15

$V_{GS} = 2.0$ V, and V_{th} has been approximately 1.48 V – it has varied depending on the angle α of DLS MOS transistor.

The drain-source current enhancement is depicted in Fig. 4.11 for cases where the gate area of DLS MOSFET is set to $A = 10 \mu\text{m}^2$, an angle α is in a range from 180° to 80° , and effective aspect ratio $(W/L)_{\text{eff}}$ varies from 0.5 to 2.0.

By analyzing drain-source current enhancement curves as a function of an angle α (Fig. 4.11), it has been observed that the drain-source current enhancement significantly increases when the angle α decreases. The increase of the drain-source current is caused by the decreasing of the threshold voltage. The similar phenomenon has been presented in [125] for the circular gate layout shape. In the case of this thesis, when the effective aspect ratio $(W/L)_{\text{eff}}$ increases, the enhancement also increases. The maximal current enhancement of the simulated DLS MOS transistor is approximately 11.35 % for effective aspect ratio $(W/L)_{\text{eff}}$ equal to 2.0 and angle α equal to 80° .




Fig. 4.11: A drain-source current enhancement in the saturation region of the DLS MOS transistors described by SCT model and TCAD simulations

The drain-source current enhancement depicted in Fig. 4.11 also shows a trend of it. Based on this trend, it can be supposed further increasing drain-source current enhancement with continuously decreasing the angle α , down to close to 0° . To be able to improve drain-source current for the given effective aspect ratio $(W/L)_{\text{eff}}$ with the given gate area A of the DLS MOS transistor, it is necessary to set the angle α of the DLS MOSFET based on the curves depicted in Fig. 4.11.

The last step is an error calculation of the given drain-source currents enhancements with the following expression (4.17)

$$\epsilon I_{\text{DS,SCT,TCAD}} = \delta I_{\text{DS,SCT}} - \delta I_{\text{DS,TCAD}} \quad (4.17)$$

By analyzing the error deviation $\epsilon I_{\text{DS,SCT,TCAD}}$ depicted in Fig. 4.12 it can be said that the proposed approach of the analytic calculation of the DLS MOS transistor fits very well with the simulated data. The maximal value of the error $\epsilon I_{\text{DS,SCT,TCAD}}$ is decreasing with the increasing angle α and it is less than 3 %. For the case shown in Tab. 4.3, it is less than 0.35 %.




Fig. 4.12: Calculated error of the drain-source current between simulated and calculated results

(b) Comparison of the theoretical calculations, 3D TCAD simulations and the measured data

Finally, Fig. 4.13 proves the drain-source current enhancement concerning the RLS MOS transistor as a function of angle α , for the BCD 160 nm STMicroelectronics technology process (red crosses), TCAD simulations (yellow line), and the innovative theoretical calculation based on the Schwarz-Christoffel transformation (blue line). From Fig. 4.13, we can also see that the TCAD simulation, SCT model, and measurement fit very well together. So, it is a recommended approach for calculation MOS transistors with the diamond layout shapes, as well as for the other layout shapes, such as a waffle gate shape [191]. Moreover, from Fig. 4.13, we can see that the maximal drain-source current enhancement for the case where the aspect ratio of MOS transistor is set to 2, and angle α is equal to 80° is 11.50 %, 11.35 % and 10.99 % for SCT calculation, 3D TCAD simulations, and measurement, respectively.




Fig. 4.13: A comparison of drain-source current enhancement given by theoretical calculation based on Schwarz-Christoffel transformation (blue line), TCAD simulations (yellow line), and measurement on samples in BCD 160 nm technology (red crosses)

(c) *Comparison of the theoretical calculations and the measured data for different temperatures conditions*

The measurements have been performed at temperatures equal to $T = -25^{\circ}\text{C}$, 25°C , and 75°C .

The Fig. 4.14 proves the conformity of drain-source current enhancement in relation to the RLS MOS transistor as a function of angle α , for different temperatures of the chip die in the BCD 160 nm STMicroelectronics technology process, and the innovative theoretical calculation based on the Schwarz-Christoffel transformation. So, it is a recommended approach for calculation of the MOS transistors with the diamond layout shapes. Moreover, from Fig. 4.14, we can see that the maximal drain-source current enhancement for the case where the aspect ratio of MOS transistor is set to 2, and angle α is equal to 80° is 11.50 %, and 10.99 % for SCT calculation, and measurement at room temperature, respectively.




Fig. 4.14: A comparison of drain-source current enhancement given by theoretical calculation based on Schwarz-Christoffel transformation (yellow line), and measurement on samples in BCD 160 nm technology (black crosses $T = 25^{\circ}\text{C}$, blue crosses $T = -25^{\circ}\text{C}$ and red dots $T = 75^{\circ}\text{C}$).

4.2.6 Summary

This section emphasizes the quality of the innovative analytical expression for calculation of the aspect ratio of DLS MOS transistors based on the Schwarz-Christoffel transformation, which is used in real practical applications such as the computation of the improvements in the electrical performance of MOSFETs.

The first part of this section summarizes the theoretical calculations of the improvements in the electrical performances of the MOSFETs with the 3D TCAD simulations. The calculated and simulated results of the drain-source current fit very well together. In this way, the analytical expression proves its quality, and the error between analytical expression and simulation is lower than 3 %. It is a crucial point of this thesis because, thanks to that, we can estimate the DLS MOSFETs behavior. It allows us to precisely describe improvements in the electrical performances of the DLS MOS transistors in comparison to the conventional rectangular layout shape MOS transistors. Namely, it is a drain-source current enhancement, and based on that knowledge, we can easily predict where the maximum deviation happens and what the maximum value is. In the studied cases, the maximal drain-source current enhancement of the DLS MOSFETs given by numerical calculations and TCAD simulations is 11.50 %, respectively 11.35 % for effective aspect ratio $(W/L)_{\text{eff}}$ equal to 2.0 and angle α set to 80° . All simulation results respect the same effective aspect ratio for all angles α and maintain the same gate area for all angles α , as well. Furthermore, there has been observed that the drain-source current enhancement significantly increases when the angle α decreases.

The second part compares all data given by the theoretical calculations, 3D TCAD simulations, and measurement on real silicon samples. Measurements have also proved the mentioned enhancement, where 1 124 samples in 160 nm BCD technology have been fabricated. The measurements were performed on the samples with the angles α equal to 180° , 120° , 100° , and 80° . As the conclusion of the measurement is that the drain-source current enhancement perfectly fits with the

numerical calculations and 3D TCAD simulations. The maximal measurement drain-source current enhancement result is excellent, and it is close to 11.00 % for the effective aspect ratio $(W/L)_{\text{eff}}$ equal to 2.0 and angle α equal to 80° .

The last part graphically summarizes DLS MOSFETs for different temperature conditions. There has been confirmed the drain-source current enhancement is also valid for other temperature conditions, where the measurements have been performed at temperatures equal to $T = -25^\circ\text{C}$, 25°C , and 75°C .

4.3 PRECISE MODEL OF THE EFFECTIVE THRESHOLD VOLTAGE CHANGES IN THE DLS MOSFETs

All parts of this chapter have been published by the author with major contribution in the following reference:

D. Barri, P. Vacula, T. Grešl, V. Kotě, J. Jakovenko and J. Voves, “Precise Model of the Effective Threshold Voltage Changes in the DLS MOSFETs for Different Gate Angles Compared with the Measured Data.” *IEEE Transactions on Electron Devices*, under review. (Quartile 1)

Co-authorship: 70 %

4.3.1 Introduction

In the previous sections of this thesis, the latest analytical calculation method to express the effective aspect ratio of DLS MOSFETs, and improvements in the electrical performance of the DLS MOSFETs devices have been presented. In this section, there is presented an innovative and precise model, which describes the effective threshold voltage changes in the DLS MOSFETs for different gate angles. The innovative model is based on the 3D TCAD simulations data and compared with the measured data.

This section is arranged as follows: the first part 4.3.2, presents the general calculation of the threshold voltage of MOSFETs. The next 4.3.3 section introduces 3D TCAD simulated data and the innovative expression describing the effective threshold voltage changes. Part 4.3.4 presents measured data of the effective threshold voltage obtained from the real samples fabricated in the 180-nm BCD technology process. The following section 4.3.5, compares the measured and simulated data. Finally, section 4.3.6 summarizes achieved results and highlights the quality level of the presented innovative model.

4.3.2 Threshold Voltage: Theoretical Background

The threshold voltage (V_{th}) of the Metal Oxide Semiconductor Field Effect Transistors (MOSFETs), is a crucial electrical parameter, which defines the MOSFET turn on voltage and influence the transfer between the linear and saturation region [192]. Therefore, the threshold voltage plays a key role in the semiconductor industry, and any unpredictable behavior or its high sensitivity causes problems during front-end analog design. Such as, in the case of the high-precise voltage references [193, 194]. These unpredictable behaviors and V_{th} high sensitivities are present, for example, in the case of a TID effect (section 2.1.8), hump effect [195] (section 2.1.9), etc., but also in the case of the DLS MOSFET, which is the subject of this thesis. The unpredictable behavior of DLS MOSFET has not been described yet, and therefore and moreover this thesis also focuses on it.

Generally, the V_{th} is the value of the MOSFET gate-source voltage V_{GS} that will cause the interface potential to be equal in magnitude and opposite in sign to the substrate potential Φ_p [196]. Physically, for the N-channel MOSFET, it means that there would now be a concentration of mobile electrons at the surface equal in magnitude to a concentration of mobile holes in the P-substrate.

In common, the threshold voltage equals to the sum of the flatband voltage V_{FB} , twice the bulk potential Φ_p and the voltage across the oxide [197], such it is described in [198] by the following expression:

$$V_{th} = V_{FB} + \gamma \sqrt{2(-\phi_p)} - 2\phi_p \quad (4.18)$$

where the V_{FB} is the flatband voltage, the Φ_p is a workfunction of a substrate, and the γ is a body effect defined such as the following expression (4.19):

$$\gamma = \sqrt{2q\varepsilon_{Si}N_{sub}/C_{ox}} \quad (4.19)$$

where q is the magnitude of the electron charge ($q = 1.602 \cdot 10^{-19}$ C), ϵ_{Si} is the permittivity of silicon, N_{sub} is the substrate impurity density in silicon. In case of the N-channel MOSFET $N_{\text{sub}} = N_{\text{A}}$, where N_{A} is the net ionized acceptor density. C_{ox} is a gate oxide capacitance of MOSFET.

After a routine operation, we will get the following expression (4.20) and its simplification (4.21) with basic technology parameters:

$$V_{\text{th}} = \frac{T \log\left(\frac{N_{\text{A}}}{n_{\text{i}}}\right) k_{\text{B}}}{q} - \frac{T \log\left(\frac{N_{\text{D}}}{n_{\text{i}}}\right) k_{\text{B}}}{q} + \frac{2 \sqrt{\frac{T \log\left(\frac{N_{\text{A}}}{n_{\text{i}}}\right) k_{\text{B}}}{q}} t_{\text{ox}} \sqrt{q N_{\text{A}} \epsilon_{\text{Si}}}}{\epsilon_{\text{ox}}} \quad (4.20)$$

$$V_{\text{th}} = \frac{T \log\left(\frac{N_{\text{A}}}{N_{\text{D}}}\right) k_{\text{B}}}{q} + \frac{2 t_{\text{ox}} \sqrt{T \log\left(\frac{N_{\text{A}}}{n_{\text{i}}}\right) k_{\text{B}} N_{\text{A}} \epsilon_{\text{Si}}}}{\epsilon_{\text{ox}}} \quad (4.21)$$

where the T is the temperature, k_{B} is the Boltzmann constant ($k_{\text{B}} = 1.38 \cdot 10^{-23}$ J K⁻¹). N_{D} is the donor impurity density in silicon, and n_{i} is the intrinsic doping concentration of silicon ($n_{\text{i}} = 1.45 \cdot 10^{10}$ cm⁻³ at $T = 300$ K). ϵ_{ox} is the permittivity of oxide.

As it can be seen, the final expression (4.21) does not consider the geometry settings of the MOSFETs. In the case of DLS MOSFETs, it could be a problem in terms of circuits accuracy. For this reason, in this thesis is presented an innovative expression of the changes in the effective threshold voltage based on simulation data, which are compared with measured data with excellent results.

In this work, the sub-threshold drain current method [199] has been used to extract the effective threshold voltage. This method is a function of gate-source voltage below the threshold voltage and plotted as $\log(I_{\text{DS}})$ versus V_{GS} [200]. All measurements have been adjusted for the four-points measurement approach [17]. The measurements have been performed in the linear region with drain voltage set to 0.05 V and with the gate voltage step size of 10 mV.

4.3.3 3D TCAD Simulations of the Threshold Voltage

In this research, the gate areas of MOSFETs have been set to $A = 10 \mu\text{m}^2$ with effective aspect ratios $(W/L)_{\text{eff}}$ varied from 0.5 to 2.0 with a step equal to 0.5. The DLS MOSFET's effective aspect ratio is described in section 4.1 of this thesis by the following expression:

$$\begin{aligned} \left(\frac{W}{L}\right)_{\text{eff}}^{\text{SCT,ana}} &= \\ &= \frac{2}{\frac{2L_{\text{short}}}{W'} - 7.10^{-5} \left(90 - \frac{\alpha}{2}\right)^2 + 1.57 \cdot 10^{-2} \left(90 - \frac{\alpha}{2}\right) - 2.10^{-3}} \end{aligned} \quad (4.22)$$

where an angle α is in degrees, a L_{short} is a shorter parallel side of the trapezoid, and a W' is a geometrical width of the trapezoid.

The simulation technological parameters of the DLS MOSFET have partially considered [174] as follows, a gate polysilicon thickness t_{gate} is equal to $0.2 \mu\text{m}$, a gate oxide thickness t_{ox} is equal to 8.5 nm , drain/source thicknesses t_{N^+} is equal to $0.4 \mu\text{m}$, and a silicon thickness t_{Si} has been set to $1.0 \mu\text{m}$. A Pwell and N^+ drain/source doping concentrations have been set to $1 \cdot 10^{16} \text{ cm}^{-3}$ and $1 \cdot 10^{20} \text{ cm}^{-3}$, respectively.

The Atlas, 3D TCAD device simulation tool from Silvaco company, has been used to realize and simulate the DLS MOSFETs considering the same effective aspect ratio $(W/L)_{\text{eff}}$ with the same gate area A for any angle α . The 3-D numerical simulations were run with a lateral electric field-dependent model, a concentration-dependent mobility model, Selberherr impact ionization model, and Shockley-Read-Hall model for generation-recombination processes. In the TCAD simulations, the mesh grid has a direct effect on the accuracy and time of simulations. To find the proper grid is essential, and it has been considered in the case of these 3D TCAD simulations. The correct setting of the grid mesh has also been proved by measurements.

The 3D TCAD simulations data are shown in the following Tab. 4.4. and illustrated in Fig. 4.15.

The Tab. 4.4 presents simulated changes in the effective threshold voltage ($\delta V_{th,eff,TCAD}$) calculated by the following expression:

$$\delta V_{th,eff,TCAD} = \left(\frac{V_{th,eff,TCAD,DLS} - V_{th,TCAD,RLS}}{V_{th,TCAD,RLS}} \right) \cdot 100 \quad (4.23)$$

where $V_{th,TCAD,RLS}$ is a threshold voltage of conventional rectangular layout shape MOSFET, and the $V_{th,eff,TCAD,DLS}$ is an effective threshold voltage of DLS MOSFETs.

Tab. 4.4: The simulated effective threshold voltage changes ($\delta V_{th,eff,TCAD}$) of DLS MOSFETs for different effective aspect ratios $(W/L)_{eff}$.

α ($^{\circ}$)	$\delta V_{th,eff,TCAD}$ @ $(W/L)_{eff} = 2.0$ (%)	$\delta V_{th,eff,TCAD}$ @ $(W/L)_{eff} = 1.5$ (%)	$\delta V_{th,eff,TCAD}$ @ $(W/L)_{eff} = 1.0$ (%)	$\delta V_{th,eff,TCAD}$ @ $(W/L)_{eff} = 0.5$ (%)
	180	0.00	0.00	0.00
160	-0.11	-0.07	0.01	-0.03
140	-0.30	-0.17	-0.04	-0.07
120	-0.63	-0.33	-0.13	-0.10
100	-1.16	-0.59	-0.23	-0.15
80	-1.92	-0.92	-0.39	-0.19




Fig. 4.15: Comparison of the effective threshold voltage decreasing for DLS MOSFETs with the different effective aspect ratio $(W/L)_{eff}$.

The Fig. 4.15 illustrates the comparison of the changes in the effective threshold voltage for RLS and DLS MOSFET devices. It has been studied at different effective aspect ratios $(W/L)_{\text{eff}}$ equal to 2.0, 1.5, 1.0, and 0.5. As it can be seen, the simulated effective threshold voltage ($V_{\text{th,eff,TCAD}}$) decreases if the angle α of the DLS MOSFETs decreases, too. And moreover, if the effective aspect ratio $(W/L)_{\text{eff}}$ increases, the $V_{\text{th,eff,TCAD}}$ decreases more significantly. It is an interesting point that can be useful, for example, for the effective threshold voltage trimming of MOSFET devices in integrated circuits (ICs).

$$\begin{aligned}
\delta V_{\text{th,eff,approx}} = & -1.349 + \alpha 7.57 \cdot 10^{-2} + \left(\frac{W}{L}\right)_{\text{eff}} 5.244 - \alpha \left(\frac{W}{L}\right)_{\text{eff}} 0.387 \\
& -\alpha^2 1.62 \cdot 10^{-3} + \alpha^2 \left(\frac{W}{L}\right)_{\text{eff}} 9.2 \cdot 10^{-3} - \alpha^2 \left(\frac{W}{L}\right)_{\text{eff}}^2 1.39 \cdot 10^{-2} - \left(\frac{W}{L}\right)_{\text{eff}}^2 7.09 \\
& + \alpha \left(\frac{W}{L}\right)_{\text{eff}}^2 0.554 + \left(\alpha^3 1.052 - \alpha^3 \left(\frac{W}{L}\right)_{\text{eff}} 6.152 + \alpha^3 \left(\frac{W}{L}\right)_{\text{eff}}^2 9.573\right) \cdot 10^{-5} \\
& - \alpha^3 \left(\frac{W}{L}\right)_{\text{eff}}^3 3.614 \cdot 10^{-5} - \left(\frac{W}{L}\right)_{\text{eff}}^3 5.232 + \alpha \left(\frac{W}{L}\right)_{\text{eff}}^3 6.702 \cdot 10^{-3} \\
& + \alpha^2 \left(\frac{W}{L}\right)_{\text{eff}}^3 3.832 \cdot 10^{-3}
\end{aligned} \tag{4.24}$$

In the case of trimming effective threshold voltage, there is important to know how much the $V_{\text{th,eff}}$ will be changed. Therefore, there has been simulated $V_{\text{th,eff}}$ variation $\delta V_{\text{th,eff,TCAD}}$ (Fig. 4.15), which has been approximated by the third order polynomial fitting function (4.24). It describes the decreases of the effective threshold voltage as a function of angle α and effective aspect ratio $(W/L)_{\text{eff}}$. This trend is valid independently on MOSFET physical characteristics such as a gate material, a gate oxide thickness, and so on, because it defines just a variation of the effective threshold voltage of DLS relative to RLS. In case of needs, an absolute value of the DLS MOSFET effective threshold voltage can be derived from (4.23), where $V_{\text{th,TCAD,RLS}}$ is close to V_{th} ($V_{\text{th,TCAD,RLS}} \cong V_{\text{th}}$) defined by the analytical

expression It could be also important in analog design with DLS MOSFETs [201]. The final expression fits the simulated data with excellent results, where root mean square error (RMSE) parameter is equal to 0.00307, and R-squared parameter is equal to 0.99995. The innovative expression (4.24) is illustrated in Fig. 4.15 as the 3D surface plot and its contour plot is illustrated in Fig. 4.16.




Fig. 4.16: Contour plot of effective threshold voltage variation ($\delta V_{\text{th,eff,approx}}$) as a function of angle α and effective aspect ratio $(W/L)_{\text{eff}}$.

4.3.4 Experimental Measurement of the Threshold Voltage

The measured test structures for this thesis are N-channel DLS MOSFET devices with 1.8 V operating voltages fabricated in a 160-nm BCD technology process with a triple well isolation.

For this study, 1 124 samples were fabricated, which were proportionally divided into four different structures shown in Tab. 4.5. The first structures are reference conventional rectangular layout shape (RLS) MOS transistors ($\alpha=180^{\circ}$) and the other structures are DLS MOS transistors with the angles α equal to 120° , 100° , and 80° . All the fabricated devices have a similar area equal to $500 \mu\text{m}^2$, and effective aspect ratio $(W/L)_{\text{eff}}$ equal to 2.004 ($\alpha=180^{\circ}$; RLS MOSFET), 1.892 ($\alpha=120^{\circ}$), 1.834 ($\alpha=100^{\circ}$), and 1.758 ($\alpha=80^{\circ}$).

Tab. 4.5: The measured effective threshold voltage changes ($\delta V_{\text{th,eff,meas}}$) of DLS MOSFETs for different effective aspect ratios $(W/L)_{\text{eff}}$.

α ($^{\circ}$)	W (μm)	L_{short} (μm)	L_{long} (μm)	A (μm^2)	$\delta V_{\text{th,eff,meas}}$ @ $(W/L)_{\text{eff}} = 2.0$ (%)
180	31.62	15.81	15.81	500	0.00
120	28.24	9.28	25.24	487	-0.63
100	26.34	7.68	29.28	487	-1.16
80	23.94	6.42	34.22	486	-1.94

The Tab. 4.5 presents measured threshold voltage changes ($\delta V_{\text{th,eff,meas}}$) calculated by the following expression:

$$\delta V_{\text{th,eff,meas}} = \left(\frac{V_{\text{th,eff,meas,DLS}} - V_{\text{th,meas,RLS}}}{V_{\text{th,meas,RLS}}} \right) \cdot 100 \quad (4.25)$$

where $V_{\text{th,meas,RLS}}$ is a measured threshold voltage of conventional RLS MOSFET, and $V_{\text{th,eff,meas,DLS}}$ is a measured effective threshold voltage of DLS MOSFETs. Both $V_{\text{th,meas,RLS}}$, and $V_{\text{th,eff,meas,DLS}}$ have been measured by sub-threshold drain current extraction method [199]. This method is a common practice reference method for a long time, and it has been sequentially applied on RLS MOSFETs ($\alpha = 180^{\circ}$), and DLS MOSFETs with angle α equal to 120° , 100° , and 80° .

All the measured data of the experimental devices and their details are depicted in plots, Fig. 4.17 and Fig. 4.18, respectively. Fig. 4.17 and Fig. 4.18 illustrate the measured data (solid lines), the sub-threshold drain current extraction data (dashed lines), and the constant drain-source current level $I_{\text{DS,RLS}}$ (dot line). The extracted threshold voltage of the RLS MOSFET ($V_{\text{th,RLS}}$) defines $I_{\text{DS,RLS}}$. Both, the extracted values are in accordance with the technological process data, and thus they confirm the correctness of the method used. To maintain the same $I_{\text{DS,RLS}}$ level also for DLS MOSFETs, the lower gate-source voltage level, i.e. $V_{\text{th,eff,DLS}}$, is required. If the angle α of DLS MOSFETs decreases, the effective threshold voltage decreases,

too. This means that in order to achieve the same drain-source current level for both RLS and DLS MOSFETs, the required effective threshold voltage is lower for DLS MOSFETs than for RLS MOSFETs.




Fig. 4.17: Transfer characteristics of DLS MOSFETs with angle $\alpha = 180^\circ$ (blue), 120° (brown), 100° (orange), and 80° (green).




Fig. 4.18: Transfer characteristics of DLS MOSFETs with angle $\alpha = 180^\circ$ (blue), 120° (brown), 100° (orange), and 100° (green) – in details.

The measured data and post-processed results are independently depicted in Fig. 4.19 – Fig. 4.26. There are shown transfer characteristics and details of the transfer characteristics for the RLS MOSFET and DLS MOSFETs, as well.




Fig. 4.19: Transfer characteristic of DLS MOSFET with angle $\alpha = 180^\circ$.




Fig. 4.20: Transfer characteristic of DLS MOSFET with angle $\alpha = 180^\circ$ (detail).




Fig. 4.21: Transfer characteristic of DLS MOSFET with angle $\alpha = 120^\circ$.




Fig. 4.22: Transfer characteristic of DLS MOSFET with angle $\alpha = 120^\circ$ (detail).




Fig. 4.23: Transfer characteristic of DLS MOSFET with angle $\alpha = 100^\circ$.




Fig. 4.24: Transfer characteristic of DLS MOSFET with angle $\alpha = 100^\circ$ (detail).




Fig. 4.25: Transfer characteristic of DLS MOSFET with angle $\alpha = 80^\circ$.




Fig. 4.26: Transfer characteristic of DLS MOSFET with angle $\alpha = 80^\circ$ (detail).

4.3.5 Results, Discussion and Comparison

The following Tab. 4.6 summarizes $\delta V_{th,eff,TCAD}$, $\delta V_{th,eff,approx}$, and $\delta V_{th,eff,meas}$ data with the excellent conformity depicted in Fig. 4.27. All the results fit very well together, and therefore, in the case of the IC analog design with DLS MOSFETs, it is recommended to use the innovative expression (4.24). Only in this way we can ensure the high accuracy level of the calculated drain-source current.

Tab. 4.6: Summary of the effective threshold voltage changes of DLS MOSFETs for effective aspect ratio $(W/L)_{eff}$ equal to 2.0 and different angles α .

α ($^{\circ}$)	$\delta V_{th,eff,TCAD}$ @ $(W/L)_{eff} = 2.0$ (%)	$\delta V_{th,eff,approx}$ @ $(W/L)_{eff} = 2.0$ (%)	$\delta V_{th,eff,meas}$ @ $(W/L)_{eff} = 2.0$ (%)
180	0.000	0.000	0.000
160	-0.11	-0.11	-
140	-0.30	-0.30	-
120	-0.62	-0.63	-0.63
100	-1.16	-1.16	-1.16
80	-1.91	-1.95	-1.94




Fig. 4.27: A Comparison of changes threshold voltage given by TCAD simulation, analytical approximation, and measurement.

In the case of the drain-source current calculation, it also should be respected different hole and electron mobility ($\mu_{0,P}$, $\mu_{0,N}$) in MOSFETs affected by the different MOSFET channel orientation [202, 203]. In [204], the drain-source current can be

varied up to 42 % dependently on the channel and silicon orientation. In the case of this article, there has been used CMOS standard (100) silicon wafers [205] and N-channel DLS MOSFETs have a top and bottom edge of the channel aligned with $\langle 110 \rangle$ direction. Crystalline orientations in channel area varied dependently on the geometry settings of DLS MOSFET due to curved current trajectory. For the drain-source current calculation of N-channel DLS MOSFET devices, the following fitting function (4.26) should be used. In this way, we can respect different channel orientations and electron mobility.

$$\mu_{0,N,\text{eff}} = (-9.8235 \cdot 10^{-4} \alpha^2 + 1.9913 \cdot 10^{-1} \alpha - 3.0154) \mu_{0,N} \quad (4.26)$$

where $\mu_{0,N,\text{eff}}$ is effective electron mobility as a function of angle α of DLS MOSFET devices and electron mobility for N-channel RLS MOSFET devices $\mu_{0,N}$.

The presented effective threshold voltage phenomenon could be explained such as consequence of the multi-threshold transistor consists of infinite numbers of curved narrow MOSFETs with different channel lengths [206, 207].

The threshold voltage variation, which has been confirmed by the measurement, is relatively small. But due to a quadratic dependence of the drain-source current on V_{th} in the above-threshold region and exponential dependence of the drain-source current on V_{th} in the sub-threshold region, each V_{th} modification should be considered. Moreover, in the case where the V_{GS} is close to V_{th} , the consequence of the V_{th} variation is even more significant. This is the case, when the circuits operate in an ultra-low voltage domain, such as operating voltage below 1.0 V, and low temperatures [208]. In the case when the angle α is set to 80° and respecting [208], the V_{th} variation may be up to 18 mV, which is a relatively a lot. The presented possibility to change V_{th} can help to complete the design comfortably.

In the case of the high electric field, the effect of the hot-carrier injections is significant and should be respected. The HCE can occur when relatively “high-voltage” conditions are present or when a short MOSFET channel length is used.

In both upper cases, we should avoid using the sharpest shape angles as much as possible.

However, the advantage and purpose of the diamond layout shape are not to suppress hot-carrier injections but to increase the performance of the MOSFET, where HCE or SCE is not expected. For example, it is in the case when we use current mirrors structures in low-voltage and low-power applications. Such as an example of this application can be, for example, ultra-low-power RFID circuits. In this case, we can use the diamond layout shape successfully.

In the case, where we use the diamond layout shape with the angle equal to 80° (it is not the sharpest shape), we can save up to 11 % of the total area, or we can boost the MOSFET performances by 11 %. There is already an existing design, where the diamond layout shape approach has been successfully used [201].

Another shape in comparison to diamond layout shape is for example waffle topology. There is also a potential risk of HCE, but as we can see in [134] it can be used in a real application and it saves over 10 % of the related area.

Finally, the design based on the diamond layout shape makes sense for low voltage and ultra-low voltage applications where we can recommend using the diamond layout shape with the angle up to 80° . The diamond layout shape with angles higher than 80° have been validated by measurement. There we can define the question of how to define the limit of the angle to avoid HCE. This question is a good idea for the next evaluation and future work.

4.3.6 Summary

This interesting section presents the changes in the effective threshold voltage of the DLS MOSFET devices dependently on its shapes. For this reason, the DLS MOSFET structures have been simulated in 3-D Silvaco TCAD simulator as well as they have been verified by measurement on samples. Moreover, the described phenomenon has been for the first time numerically approximated by the expression with a very high accuracy level equal to 99.995 % for the measurement, simulation and numerical setup described in section 3.3.

There has been observed, if the angle α of the DLS MOSFETs decreases, the effective threshold voltage $V_{th,eff,DLS}$ decreases too. In additional, if the effective aspect ratio $(W/L)_{eff}$ of DLS MOSFETs increases, the effective threshold voltage decreases more significantly.

The advantage of the diamond layout shape in compared with the conventional rectangular layout shape is in the possibility to reduce V_{th} selectively for the interesting MOSFET and without any technology process modification. This is very important point, because without any extra expenses we are able to trim or reduce the threshold voltage for the requested MOS transistor selectively and not for the whole IC as it is in case of V_{th} change with a process modification. In the case of thickness modification, it is not possible to do selectively, but globally for the same kind of the MOSFET components. This kind of MOSFET process component can be for example LV-MOSFET, HV-MOSFET and so on.

In both measurement and simulation cases, the effective threshold voltage for the DLS MOSFET with the effective aspect ratio $(W/L)_{eff}$ equal to 2.0, and angle α set to 80° has been decreased close to by -2 %. The threshold voltage variation, which has been confirmed by the measurement, is relatively small but due to quadratic dependence of the drain-source current on V_{th} , the effect is not negligible.

This section apprises us about the interesting phenomena in IC DLS MOSFETs that can be used for both effective threshold voltage trimming as well as for the analog ICs design using DLS MOSFETs.

CHAPTER 5

CONCLUSIONS AND SCOPE FOR FUTURE WORK

5.1 CONCLUSIONS

This thesis focuses on the crucial question of how to improve the electrical performances of MOSFETs in integrated circuits by physical mask design. For this reason, the technical analyses of many different mask designs have been studied in detail. As a result of these analyses has been observed, the diamond layout shape MOS transistors have not been precisely modeled so far. For this reason, the investigations of this thesis are related to DLS MOSFETs and these investigations have been split into the three following parts, where:

- For the first time, the innovative analytical description of the effective aspect ratio of DLS MOSFETs has been described
- For the first time, the improvements in the electrical performances of the DLS MOSFETs have been calculated, simulated, and measured in 180 nm BCD technology process

- For the first time, the precise model of the effective threshold voltage has been numerically approximated, simulated, and compared with the measured data.

The first part of this thesis “Analytical Description of the Effective Aspect Ratio of DLS MOSFETs” have proposed an innovative approach how to calculate the effective aspect ratio of the DLS MOSFETs and has been published in **IEEE Transaction on Electron Devices** [6]. The result of this approach is an innovative expression, which has been compared with the already one existing method. The already one existing method is based on the LCE+PAMDLE approach and it is just the first order approximation of the aspect ratio of the DLS MOSFETs. The new investigated model has an innovative analytical description based on a conformal mapping theory. As a conformal mapping, there has been chosen a Schwarz-Christoffel (SC) transformation. The maximal deviation values of the aspect ratio calculated by LCE+PAMDLE are in the range from -27 % to +38 %. In counterpart with the new SC analytical expression of the DLS MOSFETs the maximal deviation values are in the range from 0 % to -5.5 %.

The second part of this thesis describes improvements in the electrical performances (the drain-source current) of the MOS transistors and has been published in **IEEE Transaction on Electron Devices** [7] and **IEEE conference** [17]. It is based on the geometrical modification of MOSFET's channel from rectangular layout shape (RLS) into a diamond layout shape (DLS). In this way, the drain-source current enhancement is increased up to 11 % for the DLS MOS transistors with an effective aspect ratio $(W/L)_{\text{eff}}$ equal to 2.0, and angle α set to 80°. Moreover, there is present the comparison of 3D TCAD simulations data, analytical model data based on Schwarz-Christoffel transformation, and measurement data given by measurement of the MOS transistors fabricated in the BCD 160 nm technology process. For this purpose, there have been fabricated 1 124 samples, which were proportionally divided into RLS MOSFETs and DLS MOSFETs with the angles equal to 120°, 100°, and 80°. For all studied aspect

ratios, the presented model has an excellent analytic description in comparison with the 3D TCAD simulation results with an error lower than 3 %. So, it proves the quality of the analytical model based on the SC transformation approach, and it is the recommended approach to use also for modeling other MOSFET gate layout shapes.

The third part presents an interesting phenomenon related to the effective threshold voltage changes in the diamond layout shape MOS transistors and is under review in **IEEE Transaction on Electron Devices**. Besides it, its analytical expression is presented here for the first time. The analytical approximative expression has been defined based on the results of the 3D TCAD simulations for the different effective aspect ratio and different angle α of DLS MOSFET. The effective aspect ratio has been set to 2.0, 1.5, 1.0, 0.5 with the angle α varied from 180° to 80° with the step 20° . Furthermore, for purpose to verify the 3D TCAD simulation results and measurement results, 1 124 samples were fabricated, which were proportionally divided into rectangle layout shape (RLS) MOSFETs and DLS MOSFETs with the angles α equal to 120° , 100° , and 80° . All the samples have been fabricated in the 160 nm BCD technology process. The mentioned phenomenon described by the proposed expression fits the measured data with a very high level of accuracy equal to 99.995 %. Thus, the presented analytical expression proves its quality. Thanks to the high level of the expression quality, the given expression is recommended to use for the analog designs with high-level precision requests and DLS MOSFET components.

All the achieved innovative results are essential for the case, where the DLS MOSFETs devices are used in the front-end design of the integrated circuits.

To have the above-mentioned DLS MOSFETs' advantages, it is essential to respect conditions in which the DLS MOSFETs can work. The first one is to avoid using the DLS MOSFET with small geometric sizes, because it may cause a high peak field and current concentration at the local angle region of the DLS MOSFET topology. The second condition is using the DLS MOSFET in low-voltage and low-

power applications which is a trend of nowadays ICs. In this way, we can reduce the total die area up to 36.9 % compared to the same circuit using the conventional MOSFETs [201]. These conditions are typically requested in real applications [134]. Moreover, in this case, another non-conventional MOSFET shape topology with sharp angles has been successfully used as well [134].

Furthermore, this approach is very useful in terms of V_{th} modification for the selectively requested components. In general, the V_{th} can be changed by process modification (4.21), as an example modification of the gate insulator's thickness. Nevertheless, in this case, this approach modifies the effective V_{th} of one type of component and not selectively, such as the presented approach enables it.

In summary, all the defined goals have been successfully solved with positive feedback for the further development of integrated circuits in the semiconductor industry. This thesis describes more precisely the approach on how to calculate the effective aspect ratio of the diamond layout shape MOS transistors. In this case, the newly described method has a maximal deviation value of the calculated effective aspect ratio in the range from 0 % to -5.5 % instead of -27 % to +38 % of the recently described method based on the LCE+PAMDLE effects. Furthermore, the MOS transistor with the diamond layout shape has better electrical performance compared to the conventional rectangular MOS transistor. In this case, the drain-source current enhancement increases up to 11 % for the DLS MOS transistors with an effective aspect ratio $(W/L)_{eff}$ equal to 2.0, and angle α set to 80°. Moreover, the ability to adjust the effective threshold voltage of the DLS MOS transistors by the different geometry settings of the transistor has been observed. For example, in the case when the angle α is set to 80°, it has been close to -2.0 %. Although the threshold voltage variation is relatively small, due to a quadratic dependence of the drain-source current on V_{th} in the above-threshold region and exponential dependence of the drain-source current on V_{th} in the sub-threshold region, each V_{th} modification should be considered. Moreover, in the case where the V_{GS} is close to V_{th} , the consequence of the V_{th} variation is even more significant.

This is the case, when the circuits operate in an ultra-low voltage domain, such as operating voltage below 1.0 V, and low temperatures [208]. In the case when the angle α is set to 80° and respecting [208], the V_{th} variation may be up to 18 mV, which is relatively a lot. The presented possibility to change V_{th} can help to complete the design comfortably.

All the presented goals have been confirmed by the measurement and for this purpose 1 124 samples were fabricated which were proportionally divided into RLS MOSFETs and DLS MOSFETs with the angles equal to 120° , 100° , and 80° .

5.2 FUTURE WORK

This thesis achieved great results, in the description of the innovative analytical expression of the effective aspect ratio of the DLS MOSFETs; in the description of the improvements in the electrical performances of DLS MOSFETs; and also in description of the interesting phenomenon related to the effective threshold voltage changes in the diamond layout shape MOS transistors. Further, this work can be extended to circuit levels design since this thesis is limited to the device level. Integrated circuits, such as operation amplifiers, current bias, voltage references, can be explored with the DLS MOSFETs. Such as the other topic, this thesis can be extended to study the effect of the crystalline orientation on the improvement in the electrical performances of DLS MOSFETs. In this thesis, the crystalline mesh (100) with the DLS MOSFET device orientation $\langle 110 \rangle$ has been used. It could be interesting to investigate in detail more different crystalline directions and more device orientations on the die as well.

5.3 FINAL WORDS

The future of the electronics will depend on its efficiency, cost, and reliability. Thanks to the investigated DLS MOSFET approach, the efficiency can increase, and or the cost can decrease. It can make the electronics more available for each of us, and in this way, we also can protect a vital environment.

Bibliography

- [1] United Nations, "Transforming Our World: the 2030 Agenda for Sustainable, 2020 [Online]. Available: <https://sustainabledevelopment.un.org/post2015/transformingourworld>.
- [2] J. Dallas, S. Raval, J. Alvarez Gaitan, S. Saydam and A. Dempster, "Mining beyond earth for sustainable development: Will humanity benefit from resource extraction in outer space?," *Acta Astronautica*, vol. 167, pp. 181-188, 2019, doi: 10.1016/j.actaastro.2019.11.006.
- [3] G. E. Moore, "Cramming More Components onto Integrated Circuits," *Electronics*, pp. 114-117, 19 April 1965., doi: 10.1109/N-SSC.2006.4785860.
- [4] I. M. Ross, "The invention of the transistor," *Proceedings of the IEEE*, vol. 86, no. 1, pp. 7-28, January 1998, doi: 10.1109/5.658752.
- [5] W. F. Brinkman, D. E. Haggan and W. W. Troutman, "A history of the invention of the transistor and where it will lead us," *IEEE Journal of Solid-State Circuits*, vol. 32, no. 12, pp. 1858-1865, December 1997, doi: 10.1109/4.643644.
- [6] D. Barri, P. Vacula, V. Kotě, J. Jakovenko and J. Voves, "Improvements in the Electrical Performance of IC MOSFET Components Using Diamond Layout Style Versus Traditional Rectangular Layout Style Calculated by Conformal Mapping," *IEEE Transactions on Electron Devices*, vol. 66, no. 9, pp. 3718-3725, September, 2019, doi: 10.1109/TED.2019.2931090.
- [7] D. Barri, P. Vacula, T. Grešl, P. Švancara, V. Kotě, J. Jakovenko and J. Voves, "MOSFETs' Electrical Performance in the 160-nm BCD Technology Process with the Diamond Layout Shape," *IEEE Transactions on Electron Devices*, vol. 67, no. 8, pp. 3270-3777, August 2020, doi: 10.1109/TED.2020.3000744.

- [8] D. Barri, P. Vacula, T. Grešl, V. Kotě, J. Jakovenko and J. Voves, "Precise Model of the Effective V_{th} Changes in the DLS MOSFETs," *IEEE Transactions on Electron Devices*.
- [9] B. De Smedt and G. Gielen, "HOLMES: capturing the yield-optimized design space boundaries of analog and RF integrated circuits," in *2003 Design, Automation and Test in Europe Conference and Exhibition*, Munich, Germany, 3-7 March, 2003, doi: 10.1109/DATE.2003.1253617.
- [10] J. Prummel., M. Papamichail, J. Willms, T. Rahul, A. William and K. Wim, "A 10 mW Bluetooth Low-Energy Transceiver With On-Chip Matching," vol. 50, no. 12, pp. 3007-3088, December 2015, doi: 10.1109/JSSC.2015.2469674.
- [11] S. H. Lee, J. S. An, S. K. Hong and O. K. Kwon, "A Highly Linear and Accurate Fork-Shaped Electrode Pattern for Large-Sized Capacitive Touch Screen Panels," *IEEE Sensors Journal*, vol. 18, no. 15, pp. 6345-6351, August 2018, doi: 10.1109/JSEN.2018.2836340.
- [12] S. Singh, J. Ravindra and B. R. Naik, "Power and area calibration of switch arbiter for high speed switch control and scheduling in network-on-chip," in *2016 International SoC Design Conference (ISOCC)*, Jeju, South Korea, 23-26 Oct. 2016, doi: 10.1109/ISOCC.2016.7799765.
- [13] M. Rodríguez, A. Rodríguez, P. F. Miaja, D. G. Lamar and J. S. Zúniga, "An Insight into the Switching Process of Power MOSFETs: An Improved Analytical Losses Model," *IEEE Transactions on Power Electronics*, vol. 25, no. 6, pp. 1626-1640, June 2010., doi: 10.1109/TPEL.2010.2040852.
- [14] L. Kadlčík and P. Horský, "A CMOS Follower-Type Voltage Regulator With a Distributed-Element Fractional-Order Control," *IEEE Circuits and Systems Society*, vol. PP, no. 99, pp. 1-11, 9 March 2018, doi: 10.1109/TCSI.2018.2808879.
- [15] X. Wu, I. Lee, Q. Dong, K. Yang, D. Kim, J. Wang, Y. Peng, Y. Zhang, M. Saliganc, M. Yasuda, K. Kumeno, F. Ohno, S. Miyoshi, M. Kawaminami, D. Sylvester and D. Blaauw, "A 0.04MM316NW Wireless and Batteryless Sensor System with Integrated Cortex-M0+ Processor and Optical Communication for Cellular Temperature Measurement," in *2018 IEEE Symposium on VLSI Circuits*, Honolulu, HI, USA, 18-22 June 2018, ISBN: 978-1-5386-4214-6., doi: 10.1109/VLSIC.2018.8502391.

- [16] D. Panescu, "An imaging pill for gastrointestinal endoscopy," *IEEE Engineering in Medicine and Biology Magazine* (, vol. 24, no. 4, pp. 12 - 14, 11 July 2005, doi: 10.1109/MEMB.2005.1463383.
- [17] D. Barri and J. Jakovenko, "Comparison of Measured Data Given by Automatized Measurement Methodology with the Analytical Expression of DLS MOSFET," in *IEEE Proceedings of the 25th International Conference on Applied Electronics (AE) 2020*, Pilsen, Czech Republic, 8. September 2020, ISBN: 978-80-261-0891-7.
- [18] S. H. Fuller and L. I. Millett, "Moore's Bounty: Software Abstraction," in *The Future of Computing Performance: Game Over*, Washington, D.C., The National Academies Press, 2011, p. 200., ISBN: 0-309-15952-0.
- [19] Y. Gotkis, "Some Quick Notes About Semiconductor Chips Frabrication: Moor's Laws, International Technology Roadmap For Semiconductors (ITRS) and Major Challenges In the State-of-the Art Integrated Circuit (IC) Fabrication," *Izvestiya Vysshikh Uchebnykh Zavedenii Khimiya i Khimicheskaya Tekhnologiya*, vol. 59, no. 11, pp. 4-18, 2016, doi: 10.6060/tcct.20165911.5503.
- [20] W. Arden, M. Brillouet, P. Cogeze, M. Graef, B. Huizing and R. Mahnkopf, "Mote-than-Moor," 2011, p. 31.
- [21] D. Yang, Y. Ding and S. Huang, "A 65-nm High-Frequency Low-Noise CMOS-Based RF SoC Technology," *IEEE Transactions on Electron Devices*, vol. 57, no. 1, pp. 328-335, January 2010., doi: 10.1109/TED.2009.2034994.
- [22] F. Arnaud, S. Colquhoun, A. L. Mareau, S. Kohler, S. Jeannot, F. Hasbani, R. Paulin, S. Cremer, C. Charbuillet, G. Druais and P. Scheer, "Technology-circuit convergence for full-SOC platform in 28 nm and beyond," in *2011 International Electron Devices Meeting*, Washington, DC, USA, 5.-7. December, 2011, doi: 10.1109/IEDM.2011.6131562.
- [23] C.-H. Jan, M. Agostinelli, H. Deshpande, M. A. El-Tanani and W. Hafez et al., "RF CMOS technology scaling in High-k/metal gate era for RF SoC (system-on-chip) applications," in *2010 International Electron Devices Meeting*, San Francisco, CA, USA, 6.-8. December, 2010, doi: 10.1109/IEDM.2010.5703431.

- [24] U. K. Mishra, L. Shen, T. E. Kazior and Y.-F. Wu, "GaN-Based RF Power Devices and Amplifiers," *Proceedings of the IEEE*, vol. 96, no. 2, pp. 287-305, Februar 2008., doi: 10.1109/JPROC.2007.911060.
- [25] D. Marcon, B. De Jaeger, S. Halder, N. Vranckx, G. Mannaert, M. Van Hove and S. Decoutere, "Manufacturing Challenges of GaN-on-Si HEMTs in a 200 mm CMOS Fab," *IEEE Transactions on Semiconductor Manufacturing*, vol. 26, no. 3, pp. 361-367, August 2013., doi: 10.1109/TSM.2013.2255897.
- [26] M. Singh, Y.-R. .. Wu and J. Singh, "Velocity overshoot effects and scaling issues in III-V nitrides," *IEEE Transactions on Electron Devices*, vol. 52, no. 3, pp. 311-316, March 2005., doi: 10.1109/TED.2005.843966.
- [27] A. Saeidi, F. Jazaeri, I. Stolichnov, C. C. Enz and A. M. Ionescu, "Negative Capacitance as Universal Digital and Analog Performance Booster for Complementary MOS Transistors," *Scientific Reports*, vol. 9, no. 1, 24. June 2019., doi: 10.1038/s41598-019-45628-8.
- [28] A. Rusu and A. M. Ionescu, "Analytical model for predicting subthreshold slope improvement versus negative swing of S-shape polarization in a ferroelectric FET," in *Proceedings of the 19th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2012*, Warsaw, Poland, May 24-26, 2012
- [29] A. Saeidi, F. Jazaeri, F. Bellando, I. Stolichnov, C. C. Enz and A. M. Ionescu, "Negative capacitance field effect transistors; capacitance matching and non-hysteretic operation," in *47th European Solid-State Device Research Conference (ESSDERC)*, Leuven, 2017, doi: 10.1109/essderc.2017.8066596.
- [30] A. Saeidi, F. Jazaeri, I. Stolichnov, G. V. Luong, Q.-T. Zhao, S. Mantl and A. M. Ionescu, "Effect of hysteretic and non-hysteretic negative capacitance on tunnel FETs DC performance," *Nanotechnology*, vol. 29, no. 9, pp. 1-8, 26. January 2018., doi: <https://doi.org/10.1088/1361-6528/aaa590>.
- [31] A. Saeidi, A. Biswas and A. M. Ionescu, "Modeling and simulation of low power ferroelectric non-volatile memory tunnel field effect transistors using silicon-doped hafnium oxide as gate dielectric," *Solid-State Electronics*, pp. 16-23, 21. July 2016.

- [32] A. Gupta, M. Shrivastava, M. S. Baghini, D. K. Sharma, H. Gossner and V. R. Rao, "Part I: High-Voltage MOS Device Design for Improved Static and RF Performance," *IEEE Transactions on Electron Devices*, vol. 62, no. 10, pp. 3168-3175, October 2015., doi: 10.1109/TED.2015.2470117.
- [33] M. Shrivastava, M. S. Baghini, H. Gossner and V. Ramgopal Rao, "Part II: A novel scheme to optimize the mixed-signal performance," *IEEE Transactions on Electron Devices*, vol. 57, no. 2, pp. 458-465, Februar 2010.
- [34] F. Faccio, G. Borghello, E. Lerario, D. M. Fleetwood, R. D. Schrimpf, H. Gong, E. Xia Zhang, P. Wang, S. Michelis, S. Gerardin, A. Paccagnella and S. Bonaldo, "Influence of LDD Spacers and H+Transport on the Total-Ionizing-Dose Response of 65-nm MOSFETs Irradiated to Ultrahigh Doses," *IEEE Transactions on Nuclear Science*, vol. 65, no. 1, pp. 164-174, January 2018., doi: 10.1109/TNS.2017.2760629.
- [35] A. Molfese, P. Gattari, G. Marchesi, G. Croce, G. Pizzo, F. Alagi and F. Borella, "Reliability and Performance Optimization of 42V N-channel Drift MOS Transistor in Advanced BCD Technology," *2011 IEEE 23RD International Symposium on Power Semiconductor Devices and ICS (ISPSD)*, pp. 340-343, 23.-26. May 2011.
- [36] H. Fujii, S. Komatsu, M. Sato and T. Ichikawa, "A novel 80V-class HV-MOS platform technology featuring high-side capable 30V-gate-voltage drift-NMOSFET and a trigger controllable ESD Protection BJT," *2009 21ST International Symposium on Power Semiconductor Devices & ICS*, pp. 323-326, 14.-18. Jun 2009.
- [37] L. Wei, U. Singh, C. Chao and R. Jain, "Effect of contact field plate on hot-carrier-induced on-resistance degradation in n-Drain extended MOS transistors," *2017 IEEE International Reliability Physics Symposium (IRPS)*, pp. FA-3.1-FA-3.4., 2.-6. April 2017., doi: 10.1109/IRPS.2017.7936373.
- [38] C. Zhang, Y. Li, W. Yue, Z. Li and Z. Fu, "A Novel LDMOS with Quadruple RESURF Effect Breaking Silicon Limit," in *IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC)*, Xian, Peoples R China, JUN 12.-14., 2019
- [39] M. Shrivastava, M. S. Baghini, H. Gossner and V. Ramgopal Rao, "Part I: Mixed-signal performance of various high-voltage drain extended," *IEEE Transactions on Electron Devices*, vol. 57, no. 2, pp. 448-457, Februar 2010.

- [40] H. Xiao, L. Zhang, R. Huang, F. Song, D. Wu, H. Liao, W. Wong and Y. Wang, "A Novel RF LDMOS Fabricated With Standard Foundry Technology," *IEEE Electron Device Letters*, vol. 30, no. 4, pp. 386-388, April 2009., doi: 10.1109/LED.2009.2013646.
- [41] P. Jung Ho Lee, D. Guangyin Chen, A. Bermak and M. Kay Law, "A high voltage zero-static current voltage scaling ADC interface circuit for micro-stimulator," in *2014 IEEE International Symposium on Circuits and Systems, ISCAS 2014*, Melbourne, VIC, Australia, 2014, doi: 10.1109/ISCAS.2014.6865401.
- [42] Q. Hea, X. Luoa, T. Liaoa, J. Weia, G. Denga and T. Suna, "4H-SiC superjunction trench MOSFET with reduced saturation," *Superlattices and Microstructures*, vol. 125, pp. 58-65, January 2019., doi: <https://doi.org/10.1016/j.spmi.2018.10.016>.
- [43] J. Y. Jiang, C. F. Huang, T. L. Wu and F. Zhao, "Simulation Study of 4H-SiC Trench MOSFETs with Various Gate Structures," in *2019 Electron Devices Technology and Manufacturing Conference (EDTM)*, Singapore, 12.-15. March, 2019, doi: 10.1109/EDTM.2019.8731332.
- [44] H. Kapels, "Superjunction MOS devices — From device development towards system optimization," in *2009 13th European Conference on Power Electronics and Applications*, Barcelona, Spain, 8.-10. Sept. 2009, ISBN: 978-1-4244-4432-8.
- [45] W. Saito, "Breakthrough of drain current capability and on-resistance limits by gate-connected superjunction MOSFET," in *2018 IEEE 30th International Symposium on Power Semiconductor Devices and ICs (ISPSD)*, Chicago, IL, USA, 13.-17. May, 2018, doi: 10.1109/ISPSD.2018.8393596.
- [46] Q. Zhou, P. Huang, Y. Shi, K. Chen, D. Wei, R. Zhu, W. Chen and B. Zhand, "A Novel Kilovolts GaN Vertical Superjunction MOSFET With Trench Gate: Approach for Device Design and Optimization," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 7, no. 3, pp. 1440-1448, September 2019., doi: 10.1109/JESTPE.2019.2924333.
- [47] P. P. Tanga, Y. Wangb, F. Caob, C. H. Yub, M. T. Baoa and X. Luoa, "Super junction LDMOS with P-trench and stepped buried oxide," *Superlattices and Microstructures*, vol. 125, pp. 198-204, January 2019., doi: <https://doi.org/10.1016/j.spmi.2018.11.005>.

- [48] M. Zareiee, "A novel dual trench gate power device by effective drift region structure," *Superlattices and Microstructures*, vol. 125, pp. 8-15, January 2019., doi: <https://doi.org/10.1016/j.spmi.2018.10.019>.
- [49] G. A. Brown, P. M. Zeitzoff, G. Bersuker and H. Huff, "Scaling CMOS: Materials & devices," *Materialstoday*, vol. 7, no. 1, pp. 20-25, January 2004., doi: [https://doi.org/10.1016/S1369-7021\(04\)00051-3](https://doi.org/10.1016/S1369-7021(04)00051-3).
- [50] A. Razavieh, P. Zeitzoff and E. J. Nowak, "Challenges and Limitations of CMOS Scaling for FinFET and Beyond Architectures," *IEEE Transactions on Nanotechnology*, pp. 999-1004, 29 September 2019, doi: [10.1109/TNANO.2019.2942456](https://doi.org/10.1109/TNANO.2019.2942456).
- [51] S. Thiele, W. Kinberger, R. Granzner, G. Fiori and F. Schwierz, "The prospects of two-dimensional materials for ultimately scaled CMOS," in *2017 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon (EUROSOI-ULIS)*, Athens, Greece, 3.-5. April, 2017, ISBN: 2472-9132., doi: [10.1109/ULIS.2017.7962615](https://doi.org/10.1109/ULIS.2017.7962615).
- [52] A. Arevalo, R. Liautard, D. Romero, L. Trojman and L. M. Procel, "New Insight for next Generation SRAM: Tunnel FET versus FinFET for Different Topologies," in *2019 32nd Symposium on Integrated Circuits and Systems Design (SBCCI)*, Sao Paulo, Brazil, 2013, ISBN: 978-1-4503-6844-5.
- [53] S. J. Yun, J. Lee, Y. C. Im and Y. S. Kim, "A Digital LDO Regulator With a Self-Clocking Burst Logic for Ultralow Power Applications," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 27, no. 10, pp. 2237-2245, 2019, doi: [10.1109/TVLSI.2019.2920910](https://doi.org/10.1109/TVLSI.2019.2920910).
- [54] U. Kamath, E. Cullen, T. Yu, J. Jennings, S. Wu, P. Lim, B. Farley and R. B. Staszewski, "A 1-V Bandgap Reference in 7-nm FinFET With a Programmable Temperature Coefficient and Inaccuracy of $\pm 0.2\%$ From -45°C to 125°C ," *IEEE Journal of Solid-State Circuits*, vol. 54, no. 7, pp. 1830-1840, July, 2019, doi: [10.1109/JSSC.2019.2919134](https://doi.org/10.1109/JSSC.2019.2919134).
- [55] M. Eberlein, H. Pretl and Z. Georgiev, "Time-Controlled and FinFET Compatible Sub-Bandgap References Using Bulk-Diodes," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 66, no. 10, pp. 1608-1612, 2019, doi: [10.1109/TCSII.2019.2929599](https://doi.org/10.1109/TCSII.2019.2929599).

- [56] A. Loke, E. Terzioglu, A. Kumar, T. T. Wee, K. Rim, D. Yang, B. Yu, L. Ge, L. Sun, J. Holland, C. Lee, D. Song, S. Yang, J. Zhu, J. Choi, H. Lakdawala, Z. Chen and W. Chen, "Analog/Mixed-Signal Design in FinFET Technologies," in *Hybrid ADCs, Smart Sensors for the IoT, and Sub-1V & Advanced Node Analog Circuit Design*, January, 2018, pp. 259-280.
- [57] J. Lorenz, E. Bär, S. Barraud, A. R. Brown, P. Evanschitzky, F. Klüpfel and L. Wang, "Process Variability—Technological Challenge and Design Issue for Nanoscale Devices," *Micromachines*, vol. 10, no. 1, 2019, doi: <https://doi.org/10.3390/mi10010006>.
- [58] E. Baer, A. Burenkov, P. Evanschitzky and J. Lorenz, "Simulation of process variations in FinFET transistor patterning," in *2016 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)*, Nuremberg, Germany, 6.-8. September, 2016, ISBN: 978-1-5090-0818-6., doi: 10.1109/SISPAD.2016.7605206.
- [59] M. T. Bohr and I. A. Young, "CMOS Scaling Trends and Beyond," *IEEE Micro*, vol. 37, no. 6, pp. 20-29, November 2017., doi: 10.1109/MM.2017.4241347.
- [60] A. Walke, G. Schlenvogt and S. Kurinec, "Design strategies for ultra-low power 10 nm FinFETs," *Solid-State Electronics*, vol. 136, pp. 75-80, October 2017., doi: <http://dx.doi.org/10.1016/j.sse.2017.06.012>.
- [61] wikipedia, "https://en.wikipedia.org," 2019[Online]. Available: <https://en.wikipedia.org>.
- [62] S. Chopra and S. Subramaniam, "A Review on Challenges for MOSFET Scaling," *IJISSET - International Journal of Innovative Science, Engineering & Technology*, vol. 2, no. 4, pp. 1055-1057, April, 2015
- [63] U. Scientists, "UCSB ScienceLine," Materials Research Laboratory UC Santa Barbara, co-sponsored by the National Science Foundatoin and UCSB School-University, University of California, 2019[Online]. Available: <http://scienceline.ucsb.edu>.
- [64] M. Vashishath and A. K. Chatterjee, "Recent trends in silicon carbide device research," vol. 2, no. 03, pp. 444-470, 2008

- [65] P. D. Ye, "Switching channels," vol. 53, no. 12, pp. 40-45, December, 2016, doi: 10.1109/MSPEC.2016.7761877.
- [66] H. Jain, S. Rajawat and P. Agrawal, "Comparision of wide band gap semiconductors for power electronics applications," in *2008 International Conference on Recent Advances in Microwave Theory and Applications*, Jaipur, India, 21.-24. November, 2008, doi: 10.1109/AMTA.2008.4763184.
- [67] M. Xiao, W. Zhang, Y. Zhang, H. Zhou, K. Dang, J. Zhang and Y. Hao, "Novel 2000 V Normally-off MOS-HEMTs using AlN/GaN Superlattice Channel," in *2019 31st International Symposium on Power Semiconductor Devices and ICs (ISPSD)*, Shanghai, China, 19.-23. May, 2019, doi: 10.1109/ISPSD.2019.8757585.
- [68] A. Roy, R. Mitra and A. Kundu, "Influence of Channel Thickness on Analog and RF Performance Enhancement of an Underlap DG AlGa_N/Ga_N based MOS-HEMT Device," in *2019 Devices for Integrated Circuit (DevIC)*, Kalyani, India,, 23.-24. March, 2019, doi: 10.1109/DEVIC.2019.8783865.
- [69] K. Benson, "Ga_N Breaks Barriers—RF Power Amplifiers Go Wide and High," *Analog Dialogue*, vol. 51, no. 09, September, 2017
- [70] R. Dennard, F. H. Gaensslen, H. A.-N. Yu, V. L. Rideout, E. Bassous and A. LeBlanc, "Design of Ion-Implanted MOSFET's with Very Small Physical," *IEEE Journal of Solid-State Circuits*, vol. 9, no. 5, pp. 256-268, October 1974., doi: 10.1109/JSSC.1974.1050511.
- [71] The International Technology Roadmap for Semiconductors (ITRS), Beyond CMOS, 2015.
- [72] C.-H. Choi, K.-Y. Nam, Z. Yu and R. Dutton, "Impact of gate direct tunneling current on circuit performance: a simulation study," *IEEE Transactions on Electron Devices*, vol. 48, no. 12, pp. 2823-2829, December, 2001, doi: 10.1109/16.974710.
- [73] S. Mukhopadhyay, C. Neau, R. Cakici, A. Agarwal, C. Kim and K. Roy, "Gate leakage reduction for scaled devices using transistor stacking," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, pp. 716 - 730, Aug. 2003, doi: 10.1109/TVLSI.2003.816145.

- [74] I. Mondal and A. K. Dutta, "An Analytical Gate Tunneling Current Model for MOSFETs Having Ultrathin Gate Oxides," *IEEE Transactions on Electron Devices*, vol. 55, no. 7, pp. 1682 - 1692, July 2008, doi: 10.1109/TED.2008.924443.
- [75] W. Wu Tiefeng, L. Gu, Z. Zhao, J. Li and D. Dai, "Gate tunneling current model of strained Si for scaled NMOSFET," in *2014 International Conference on Mechatronics and Control (ICMC)*, Jinzhou, China, 3-5 July 2014, doi: 10.1109/ICMC.2014.7231556.
- [76] S. Krishna, "Trends in Integrated Circuits," Department of Electrical Engineering, Stanford University, Stanford.
- [77] C. V. D. Marel, M. A. Verheijen, Y. Tamminga, R. H. W. Pijnenburg, N. Tombros and F. Cubaynes, "Thickness and composition of ultrathin SiO₂ layers on Si," *Journal of Vacuum Science & Technology A Vacuum Surfaces and Films*, vol. 22, no. 4, pp. 1572-1578, July 2004., doi: 10.1116/1.1701864.
- [78] L. Chen, J. Wen, P. Zhang, B. Yu, C. Chen, T. Ma, X. Lu, S. H. Kim and L. Qian, "Nanomanufacturing of silicon surface with a single atomic layer precision via mechanochemical reactions," *Nature Communications*, vol. 9, pp. 1-7, 18 April 2018., doi: 10.1038/s41467-018-03930-5.
- [79] M. M. Hasan and K. Alam, "Comparative Study of Scaling Effects of a Double Gate Silicon and In_{0.47}Ga_{0.53}As MOSFET," in *2018 10th International Conference on Electrical and Computer Engineering (ICECE)*, Dhaka, Bangladesh, 20.-22. December, 2018, doi: 10.1109/ICECE.2018.8636709.
- [80] N. Koike and K. Tatsuuma, "A drain avalanche hot carrier lifetime model for n- and p-channel MOSFETs," *IEEE Transactions on Device and Materials Reliability*, vol. 4, no. 3, pp. 457-466, September, 2004, doi: 10.1109/TDMR.2004.831992.
- [81] M. Cho, P. Roussel, B. Kaczer, R. Degraeve, J. Franco and M. Aoulaiche, "Channel Hot Carrier Degradation Mechanism in Long/Short Channel n-FinFETs," *IEEE Transactions on Electron Devices*, vol. 60, no. 12, pp. 4002-4007, December, 2013, doi: 10.1109/TED.2013.2285245.

- [82] C. Nath Saha, R. Fabiha and M. S. Islam, "Effect of dielectric constant and oxide thickness on the performance analysis of symmetric double gate stack-oxide junctionless field effect transistor in subthreshold region," in *2017 International Conference on Electrical, Computer and Communication Engineering (ECCE)*, Cox's Bazar, Bangladesh, 16-18 Februar. 2017, doi: 10.1109/ECACE.2017.7912895.
- [83] H. C. Poon, L. D. Yau, R. L. Johnston and D. Beecham, "DC model for short-channel IGFET's," in *1973 International Electron Devices Meeting*, Washington, DC, USA, , 3-5 December 1973, doi: 10.1109/IEDM.1973.188673.
- [84] S. Tripathi, "A two-dimensional analytical modeling for channel potential and threshold voltage of short channel triple material symmetrical gate Stack (TMGS) DG-MOSFET," *Chinese Physics B*, vol. 25, no. 10, pp. 108503(1)-108503(7), 25 August 2016
- [85] G. K. Saramakala, S. Dubey and P. K. Tiwari, "A threshold voltage model of short-channel fullydepleted recessed-source/drain (Re-S/D) SOI," *Chin. Phys. B*, vol. 24, no. 10, pp. 108505(1)-108505(8), 2015, doi: 10.1088/1674-1056/24/10/108505.
- [86] N. Radzi and R. Sanudin, "Effect of Oxide Thickness Variation in Sub-micron NMOS Transistor," in *International Research and Innovation Summit (IRIS2017)*, 2017, doi: 10.1088/1757-899X/226/1/012145.
- [87] F. Azwa Md Rezali, S. Fatmadiana Wan Muhamad Hatta and N. Soin, "Scaling impact on design performance metric of sub-micron CMOS devices incorporated with halo," in *2015 IEEE Regional Symposium on Micro and Nanoelectronics (RSM)*, Kuala Terengganu, Malaysia, 19.-21. August, 2015, doi: 10.1109/RSM.2015.7354990.
- [88] Y. Shiyakovskii, F. Wolff, C. Papachristou, D. Weyer and W. Clay, "Hardware Trojan by Hot Carrier Injection," January, 2009
- [89] T. Tsuchiya, Y. Sato and M. Tomizawa, "Three mechanisms determining short-channel effects in fully-depleted SOI MOSFETs," *IEEE Transactions on Electron Devices*, vol. 45, no. 5, pp. 1116-1121, May, 1998, doi: 10.1109/16.669554.

- [90] R. Troutman, "VLSI limitations from drain-induced barrier lowering," *IEEE Transactions on Electron Devices*, vol. 26, no. 4, pp. 461-469, April, 1979, doi: 10.1109/T-ED.1979.19449.
- [91] C.-H. Yu and P. Su, "Investigation and benchmark of intrinsic drain-induced-barrier-lowering (DIBL) for ultra-thin-body III–V-on-insulator n-MOSFETs," in *2015 IEEE 15th International Conference on Nanotechnology (IEEE-NANO)*, Rome, Italy, 27.-30. July, 2015, doi: 10.1109/NANO.2015.7388693.
- [92] S. I. Kim, C. J. Kim, J. C. Park, I. Song, S. W. Kim, H. Yin, E. Lee, J. Lee and Y. Park, "High performance oxide thin film transistors with double active layers," in *2008 IEEE International Electron Devices Meeting*, San Francisco, CA, USA, 15.-17. Decemeber, 2008, doi: 10.1109/IEDM.2008.4796617.
- [93] M.-C. Wang, W.-Y. Huang, J.-H. Lin, F.-Y. Tuan, Y.-T. Liao and W.-H. Lan, "The DIBL effect of SOI p-channel FinFETs under various SDE lengths," in *2017 6th International Symposium on Next Generation Electronics (ISNE)*, Keelung, Taiwan, 23.-25. May, 2017, doi: 10.1109/ISNE.2017.7968719.
- [94] M. Ehteshamuddin, S. A. Loan and M. Rafat, "Excellent DIBL Immunity in Junctionless Transistor on a High-k Buried Oxide," in *2017 14th IEEE India Council International Conference (INDICON)*, Roorkee, India, 15.-17. December, 2017, doi: 10.1109/INDICON.2017.8487497.
- [95] T. Skotnicki, "Heading for decananometer CMOS - Is navigation among icebergs still a viable strategy?," in *30th European Solid-State Device Research Conference*, Cork, Ireland,, 11-13 September 2000, doi: 10.1109/ESSDERC.2000.194714.
- [96] T. Skotnicki, "Analysis of the silicon technology roadmap – How far can CMOS go?," *Comptes Rendus de l'Académie des Sciences - Series IV - Physics*, vol. 1, no. 7, pp. 885-909, September 2000, doi: 10.1016/S1296-2147(00)01097-0.
- [97] T. Skotnicki, C. Denat, P. Senn, G. Merckel and B. Hennion, "A new analog/digital CAD model for sub-halfmicron MOSFETs," in *Proceedings of 1994 IEEE International Electron Devices Meeting*, San Francisco, CA, USA, 11-14 December 1994, doi: 10.1109/IEDM.1994.383439.

- [98] K. Saino, S. Horiba, S. Uchiyama, Y. Takaishi, M. Takenaka, T. Uchida, Y. Takada, K. Koyama, H. Miyake and C. Hu, "Impact of Gate-Induced Drain Leakage Current on the Tail Distribution of DRAM Data Retention Time," in *IEDM Meeting 2000, IEDM Technical Digest*, San Francisco, CA, 10.-13. December, 2000
- [99] Y. S. Chauhan, D. D. Lu, S. Vanugopalan, S. Khandelwal, J. P. Duarte, N. Paydavosi, A. Niknejad and C. Hu, "Chapter 5 - Leakage currents," in *FinFET Modeling for IC Simulation and Design*, 2015, pp. 127-142., ISBN: 978-0-12-420031-9.
- [100] K. Roy, M. S. and H. Mahmoodi-Meimand, "Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits," *Proceedings of the IEEE*, vol. 91, no. 2, pp. 305-327, 2003, doi: 10.1109/JPROC.2002.808156.
- [101] J. Chen, F. Assaderaghi, P. K. Ko and C. Hu, "The enhancement of gate-induced-drain-leakage (GIDL) current in short-channel SOI MOSFET and its application in measuring lateral bipolar current gain beta," *IEEE Electron Device Letters*, vol. 13, no. 11, pp. 572-574, November, 1992, doi: 10.1109/55.192844.
- [102] F. Ana and Najeeb-ud-din, "Suppression of gate induced drain leakage current (GIDL) by gate workfunction engineering: Analysis and model," *Journal of Electron Devices*, vol. 13, pp. 984-996, 2012
- [103] S. Parke, J. Moon, P. Nee, J. Huang, C. Hu and P. Ko, "Gate-Induced Drain Leakage in LDD and Fully-Overlapped LDD MOSFETs," in *1991 Symposium on VLSI Technology*, Oiso, Japan, 28-30 May, 1991, doi: 10.1109/VLSIT.1991.705984.
- [104] A. Keshavarzi, K. Roy and C. F. Hawkins, "Intrinsic leakage in low power deep submicron CMOS ICs," in *Proceedings International Test Conference 1997*, Washington, DC, USA, 6. November, 1997, ISBN: 0-7803-4209-7., doi: 10.1109/TEST.1997.639607.
- [105] S. K. Gautam, S. Maheshwaram, S. K. Manhas, A. Kumar, S. Sherman and S. Ho Jo, "Reduction of GIDL Using Dual Work-Function Metal Gate in DRAM," in *2016 IEEE 8th International Memory Workshop (IMW)*, Paris, France, 15.-18. May, 2016, ISBN: 978-1-4673-8833-7., doi: 10.1109/IMW.2016.7495287.

- [106] P. S. Goley and M. K. Hudait, "Germanium Based Field-Effect Transistors: Challenges and Opportunities," *Materials*, vol. 7, no. 3, pp. 2301-2339, 2014, doi:10.3390/ma7032301.
- [107] A. Abdullah Khan, A. Audhikary, M. Fahim-Al-Fattah, M. Ashiqul Amin and R. Nandi, "A comparative analytical approach for gate leakage current optimization in silicon MOSFET: A step to more reliable electronic device," in *2016 3rd International Conference on Electrical Engineering and Information Communication Technology (ICEEICT)*, Dhaka, Bangladesh, 22-24 September, 2016, doi: 10.1109/CEEICT.2016.7873116.
- [108] Y.-C. Yeo, T.-J. King and C. Hu, "MOSFET gate leakage modeling and selection guide for alternative gate dielectrics based on leakage considerations," *IEEE Transactions on Electron Devices*, vol. 50, no. 4, pp. 1027-1035, April 2003, doi: 10.1109/TED.2003.812504.
- [109] J. Robertson, "Reports on Progress in Physics, High dielectric constant gate oxides for metal," (Rep. Prog. Phys. 69 327-396 2006) Institute Physics Publishing, 2006
- [110] C.-M. Zhang, F. Jazaeri, G. Borghello, S. Mattiazzo, A. Baschiroto and C. Enz, "Bias Dependence of Total Ionizing Dose Effects on 28-nm Bulk MOSFETs," in *2018 IEEE Nuclear Science Symposium and Medical Imaging Conference Proceedings (NSS/MIC)*, Sydney, Australia, 10-17 November, 2018, doi: 10.1109/NSSMIC.2018.8824379.
- [111] The ATLAS Collaboration, "Technical Design Report for the ATLAS Inner Tracker Pixel Detector," Ref. CERN-LHCC-2017-021, ATLAS-TDR-030, 15. June 2018
- [112] A. Nagornov and V. Timoshenkov, "Dependence of HV MOS transistor I-V characteristics from total ionizing dose effects," in *2018 IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (EIConRus)*, Moscow, Russia, 29 Jan.-1 Feb. 2018, doi: 10.1109/EIConRus.2018.8317503.
- [113] M. S. Lee and H. C. Lee, "Dummy Gate-Assisted n-MOSFET Layout for a Radiation-Tolerant Integrated Circuit," *IEEE Transactions on Nuclear Science*, vol. 60, no. 4, pp. 3084-3091, August 2013, doi: 10.1109/TNS.2013.2268390.

- [114] E. A. Vittoz, "Weak Inversion for Ultra Low-Power and Very Low-Voltage Circuits," in *IEEE Asian Solid-State Circuits Conference*, Taipei, Taiwan, 16.-18. November, 2009, doi: 10.1109/ASSCC.2009.5357240.
- [115] Y. Joly, L. Lopez, J. Portal, H. Aziza, Y. Bert, F. Julien and P. Fornara, "Impact of hump effect on MOSFET mismatch in the sub-threshold area for low power analog applications," in *2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology*, Shanghai, China, 1.-4. November, 2010, doi: 10.1109/ICSICT.2010.5667684.
- [116] S. Voldman and G. Gerosa, "Mixed-voltage interface ESD protection circuits for advanced microprocessors in shallow trench and LOCOS isolation CMOS technologies," in *Proceedings of 1994 IEEE International Electron Devices Meeting*, San Francisco, CA, USA, 11.-14. December, 1994, ISBN: 0163-1918., doi: 10.1109/IEDM.1994.383413.
- [117] D. Barri, "Modeling of a Hump Effect Using a Three-Dimensional TCAD Device Simulator," in *International Student Scientific Conference POSTER - 23/2019*, Prague, May 23, 2019, ISBN: 978-80-01-06581-5.
- [118] P. I. Vaz, T. H. Both, F. F. Vidor, R. M. Brum and G. I. Wirth, "Design Flow Methodology for Radiation Hardened by Design CMOS Enclosed-Layout-Transistor-Based Standard-Cell Library," *Journal of Electronic Testing*, vol. 34, no. 6, p. 735–747, December 2018, doi: 10.1007/s10836-018-5760-7.
- [119] A. Giraldo, A. Paccagnella and A. Minzoni, "Aspect ratio calculation in n-channel MOSFETs with a gate-enclosed layout," *Solid-State Electronics*, vol. 44, no. 6, pp. 981-989, June, 2000, doi: 10.1016/S0038-1101(00)00010-1.
- [120] G. Anelli, M. Campbell, M. Delmastro, F. Faccio, S. Floria, A. Giraldo, E. Heijne, P. Jarron, K. Kloukinas, A. Marchioro, P. Moreira and W. Snoeyes, "Radiation tolerant VLSI circuits in standard deep submicron CMOS technologies for the LHC experiments: practical design aspects," *IEEE Transactions on Nuclear Science*, vol. 46, no. 6, pp. 1690-1696, December 1999, doi: 10.1109/23.819140.
- [121] P. Lopez, D. Cabello and H. Hauer, "Improved Analytical I-V model for polygonal-shape enclosed layout transistors," in *2007 18th European Conference on Circuit Theory and Design*, Seville, Spain, 27-30 August 2007, ISBN: 978-1-4244-1341-6., doi: 10.1109/ECCTD.2007.4529706.

- [122] T. Harada, K. Kaiwa and Y. Yamazaki, "No Reattaching and 8 Directions Detectable Octagonal MOSFET Stress Sensor," in *2015 International Conference on Solid State Devices and Materials (SSDM)*, 2015
- [123] T. Harada, "Parallel sensing operation using octagonal MOSFET," in *2017 International Symposium on Electronics and Smart Devices (ISESD)*, Yogyakarta, Indonesia, 17-19 October, 2017, doi: 10.1109/ISESD.2017.8253348.
- [124] J. A. D. Lima, "Effective aspect-ratio and gate-capacitance in circular geometry MOS transistors," *Solid-State Electronics*, vol. 39, no. 10, pp. 1524-1525, October 1996, doi: 10.1016/0038-1101(96)00043-3.
- [125] J. A. De Lima, S. P. Gimenez and K. H. Cirne, "Modeling and Characterization of Overlapping Circular-Gate mosfet and Its Application to Power Devices," *IEEE Transactions on Power Electronics*, vol. 27, no. 3, pp. 1622-1631, March 2012, doi: 10.1109/TPEL.2011.2117443.
- [126] V. Bezhenova and A. Michalowska-Forsyth, "Aspect ratio of radiation-hardened MOS transistors, Modelling of the equivalent channel dimensions of integrated MOS transistors in radiation-hardened enclosed layout," *Elektrotechnik & Informationstechnik*, vol. 135, no. 1, pp. 61-68, February 2018, doi: 10.1007/s00502-017-0575-2.
- [127] S. P. Gimenez, "Diamond MOSFET: An innovative layout to improve performance of ICs," *Solid-State Electronics*, vol. 54, no. 12, pp. 1690-1696, December 2010.
- [128] S. P. Gimenez, E. H. S. Galembeck, C. Renaux and D. Flandre, "Diamond layout style impact on SOI MOSFET in high temperature environment," *Microelectronics Reliability*, vol. 55, no. 5, pp. 783-788, April 2015.
- [129] M. M. Correia and S. P. Gimenez, "Boosting the electrical performance of MOSFET switches by applying Ellipsoidal layout style," in *2015 30th Symposium on Microelectronics Technology and Devices (SBMicro)*, Salvador, Brazil, 2015, doi: 10.1109/SBMicro.2015.7298122.
- [130] Y. Kosuge and T. Matsuzaki, "The optimum gate shape and threshold for target tracking," in *SICE 2003 Annual Conference (IEEE Cat. No.03TH8734)*, Fukui, Japan, 4-6 August 2003, ISBN: 0-7803-8352-4.

- [131] S. P. Gimenez, M. M. Correia, E. D. Neto and C. R. Silva, "An Innovative Ellipsoidal Layout Style to Further Boost the Electrical Performance of MOSFETs," *IEEE Electron Device Letters*, vol. 36, no. 7, pp. 705-707, July 2015, doi: 10.1109/LED.2015.2437716.
- [132] S. Lam, P. K.T.Mok, W.-H. Ki, P. K.Ko and M. Chan, "An enhanced compact waffle MOSFET with low drain capacitance from a standard submicron CMOS technology," *Solid-State Electronics*, vol. 47, no. 5, pp. 785-789, May 2003, doi: 10.1016/S0038-1101(02)00450-1.
- [133] W. Wu, S. Lam and M. Chan, "A wide-band T/R switch using enhanced compact Waffle MOSFETs," *IEEE Microwave and Wireless Components Letters*, vol. 16, no. 5, pp. 287-289, May 2006, doi: 10.1109/LMWC.2006.873495.
- [134] P. Vacula, V. Kotě, D. Barri, M. Vacula, M. Husák and J. Jakovenko, "Comparison of MOSFET Gate Waffle Patterns Based on Specific On-Resistance," *Radioengineering*, vol. 27, no. 3, pp. 598-609, September 2019, doi: 10.13164/re.2019.0598.
- [135] A. Yoo, M. Chang, O. Trescases and W. Tung Ng, "High Performance Low-Voltage Power MOSFETs with Hybrid Waffle Layout Structure in a 0.25 μ m Standard CMOS Process," in *2008 20th International Symposium on Power Semiconductor Devices and IC's*, Orlando, FL, USA, 18-22 May 2008, doi: 10.1109/ISPSD.2008.4538906.
- [136] S. Malik and R. Geiger, "Minimization of area in low-resistance MOS switches," in *Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144)*, Lansing, MI, USA, 8-11 August, 2000, ISBN: 0-7803-6475-9., doi: 10.1109/MWSCAS.2000.951473.
- [137] M.-F. Lan, A. Tammineedi and R. L. Geiger, "Current Mirror Layout Strategies for Enhancing Matching Performance," *Analog Integrated Circuits and Signal Processing*, vol. 28, no. 1, pp. 9-26, July 2001, doi: 10.1023/A:1011237602078.
- [138] C. He, K. Yap, D. Chen and R. Geiger, "NTH order circular symmetry pattern and hexagonal tessellation: two new layout techniques cancelling nonlinear gradient," in *2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)*, Vancouver, BC, Canada, 23-26 May 2004, doi: 10.1109/ISCAS.2004.1328175.

- [139] S. P. Gimenez, "The Wave SOI MOSFET: a New Accuracy Transistor Layout to Improve Drain Current and Reduce Die Area for Current Drivers Applications," in *215th ECS Meeting*, San Francisco, 2009
- [140] R. Navarenho de Souza, M. A. G. Silveira and A. Gimenez, "Total Ionizing Dose Radiation Effects between the Wave Layout Style and its Conventional Counterpart focusing on the Digital IC Applications," in *Radiation and Its Effects on Components and Systems (RADECS), 2013 14th European Conference*, September 2013, doi: 10.1109/RADECS.2013.6937374.
- [141] R. Navarenho de Souza, M. A. G. Silveira and S. P. Gimenez, "Mitigating MOSFET Radiation Effects by Using the Wave Layout in Analog ICs Applications," *Journal of Integrated Circuits and Systems*, pp. 30-37, September 2015
- [142] Y. Wang, C. Shan, W. Piao, X.-j. Li, J.-q. Yang, F. Cao and C.-h. Yu, "3D Numerical Simulation of a Z Gate Layout MOSFET for Radiation Tolerance," *Micromachines*, vol. 9, no. 12, December 2018, doi: doi:10.3390/mi9120659.
- [143] T. Kumar Sharma and S. Kumar, "Impact of geometry aspect ratio on the performance of si GAA nanowire MOSFET," in *2017 International conference on Microelectronic Devices, Circuits and Systems (ICMDCS)*, Vellore, India, 10-12 August, 2017, doi: 10.1109/ICMDCS.2017.8211534.
- [144] S. Kumar and S. Jha, "Impact of elliptical cross-section on the propagation delay of multi-channel gate-all-around MOSFET based inverters," *Microelectronics Journal*, vol. 44, no. 9, pp. 844-851, 2013, doi: 10.1016/j.mejo.2013.06.003.
- [145] L. Zhang, L. Li, J. He and M. Chan, "Modeling Short-Channel Effect of Elliptical Gate-All-Around MOSFET by Effective Radius," *IEEE Electron Device Letters*, vol. 32, no. 9, pp. 1188-1190, 05 July, 2011, doi: 10.1109/LED.2011.2159358.
- [146] G. Mei, P. Li, G. Hu, R. Liu and T. Tang, "Quantum mechanical effects on the threshold voltage of surrounding-gate MOSFETs," *Microelectronics Journal*, vol. 43, pp. 894-897, October 2012, doi: 10.1109/ASICON.2011.6157265.

- [147] Y. li and C.-H. Hwang, "The effect of the geometry aspect ratio on the silicon ellipse-shaped surrounding- gate field-effect transistor and circuit," *Semiconductor Science and Technology*, vol. 24, no. 9, August 2009, doi: doi:10.1088/0268-1242/24/9/095018.
- [148] M. Zhang, Y. Guo, J. Chen, J. Zhang and Y. Tong, "Simulation Investigation of the Diffusion Enhancement Effects in FinFET With Graded Fin Width," *IEEE Transactions on Nanotechnology*, vol. 18, pp. 700-703, 2019, doi: 10.1109/TNANO.2019.2927763.
- [149] A. Kaneko et al, "Sidewall transfer process and selective gate sidewall spacer formation technology for sub-15nm finfet with elevated source/drain extension," in *IEEE International Electron Devices Meeting, 2005. IEDM Technical Digest.*, Washington, DC, USA, 5 December, 2005, doi: 10.1109/IEDM.2005.1609488.
- [150] D. Wang and L.-H. Zhi, *Symbolic-Numeric Computation*, Birkhauser Verlag Basel, Switzerland, 2007. , ISBN: 978-3-7643-7984-1.
- [151] P. Karban, F. Mach, P. Kůs, D. Pánek and I. Doležel, "Numerical solution of coupled problems using code Agros2D," *Computing*, vol. 95, no. 1, pp. 381-408, 2013, doi: 10.1007/s00607-013-0294-4.
- [152] Group, hp-FEM, "<https://www.hpfem.org/citing/>," 2020 [Online].
- [153] P. Solin and L. Korous, "Adaptive higher-order finite element methods for transient PDE problems based on embedded higher-order implicit Runge–Kutta methods," *Journal of Computational Physics*, vol. 231, no. 4, p. 1635–1649, 2012, doi: 10.1016/j.jcp.2011.10.023.
- [154] P. Solin, J. Cerveny and I. Dolezel, "Arbitrary-Level Hanging Nodes and Automatic Adaptivity in the hp-FEM," *Mathematics and Computers in Simulation*, vol. 77, no. 1, pp. 117-132, 2008, doi: 10.1016/j.matcom.2007.02.011.
- [155] J. Chleboun and P. Solin, "On optimal node and polynomial degree distribution in one-dimensional hp -FEM," *Computing*, vol. 1, no. 75-88, p. 95, 2013, doi: 10.1007/s00607-012-0232-x.
- [156] MathWorks company, "<https://www.mathworks.com/>," 2020 [Online].

- [157] T. A. Driscoll, "<http://www.math.udel.edu/~driscoll/SC/>," 2020 [Online].
- [158] D. Kuhlman, *A Python Book: Beginning Python, Advanced Python, and Python Exercises*, December 2013.
- [159] Silvaco TCAD Simulation Tool, *DeckBuild Deck Editor Version 4.4.3.R*, Synopsys Inc., 2019.
- [160] Silvaco TCAD simulation tool, "<https://www.silvaco.com>," Atlas User's Manual, Device Simulation Software, 2015[Online].
- [161] Cadence, "<https://www.cadence.com>," 2020 [Online].
- [162] Mentor, "<https://www.mentor.com/>," 2020 [Online].
- [163] Office, "<https://www.office.com>," 2020 [Online].
- [164] C. Cho, D. D. Kim, J. Kim, J.-O. Plouchart, D. Lim, S. Cho and R. Trzcinski, "Decomposition and Analysis of Process Variability Using Constrained Principal Component Analysis," *IEEE Transactions on Semiconductor Manufacturing*, vol. 21, no. 1, pp. 55-62, February, 2008, doi: 10.1109/TSM.2007.913192.
- [165] C. Chee Meng, M. Fink and L. Weiss, "Virtual prototyping methodology for assessment of the interaction between wire bond pad design and bond process parameters to enhance the robustness of copper wire bond interconnect," in *2016 IEEE CPMT Symposium Japan (ICSJ)*, Kyoto, Japan, 7-9 November 2016, doi: 10.1109/ICSJ.2016.7801278.
- [166] "<https://www.cascademicrotech.com>," FormFactor, 2020 [Online].
- [167] Agilent, "<https://www.agilent.com>," 2020 [Online].
- [168] V. V. Peruzzi, C. Renaux, D. Flandre and S. P. Gimenez, "Boosting the MOSFETs matching by using diamond layout style," in *2016 31st Symposium on Microelectronics Technology and Devices (SBMicro)*, Belo Horizonte, Brazil, 2016, doi: 10.1109/SBMicro.2016.7731334.
- [169] M. J. Pelgrom, A. C. Duinmaijer and A. P. Welbers, "Matching properties of MOS transistors," *IEEE Journal of solid-state circuits*, vol. 24, no. 5, pp. 1433-1439, 1989, doi: 10.1109/JSSC.1989.572629.

- [170] D. Barri and J. Jakovenko, "An Algorithm for Assessment IC Matched Structure with Respecting nth_order Gradient Parameter Effects," in *IMAPS flash conference 2017*, Brno, University of Technology, FEEC, Department of Electrical Power Engineering, 9-10 October, 2017, ISBN: 978-80-214-5535-1.
- [171] A. Imran, "Performance Investigation of 32nm Hybrid Current Conveyor," in *IEEE 2016 6th International Conference - Cloud System and Big Data Engineering (Confluence)*, 2016, doi: 10.1109/CONFLUENCE.2016.7508153.
- [172] G. Macera, "Analysis , Modeling and Implementation of a new 1. 8V Pierce-Gate crystal oscillator based on the constant gm cell in 28nm CMOS technology for automotive radar applications," in *IEEE 2017 28th Irish Signals and Systems Conference (ISSC)*, Killarney, Ireland, 2017, doi: 10.1109/ISSC.2017.7983604.
- [173] F. Stas, G. D. Strel and D. Bol, "Sizing and Layout Integrated Optimizer for 28nm Analog Circuits Using Digital PnR Tools," in *IEEE Sizing and Layout Integrated Optimizer for 28nm Analog Circuits Using Digital PnR Tools*, 2016, doi: 10.1109/NEWCAS.2016.7604758.
- [174] R. Roggero, G. Croce, P. Gattari, E. Castellana, A. Molfese, G. Marchesi, L. Atzeni, C. Buran, A. Paleari, G. Ballarin, S. Manzini, F. Alagi and G. Pizzo, "BCD8sP: An advanced 0.16 μm technology platform with state of the art power devices," in *2013 25th International Symposium on Power Semiconductor Devices & IC's (ISPSD)*, Kanazawa, Japan, 26-30 May 2013, ISBN: 978-1-4673-5134-8., doi: 10.1109/ISPSD.2013.6694422.
- [175] N. Borrel, C. Champeix, M. Lisart, A. Sarafianos, E. Kussener, W. Rahajandraibe and J.-M. Dutertre, "Electrical model of an NMOS body biased structure in triple-well technology under photoelectric laser stimulation," in *2015 IEEE International Reliability Physics Symposium*, Monterey, CA, USA, 19-23 April 2015, ISBN: 978-1-4673-7362-3, doi: 10.1109/IRPS.2015.7112799.
- [176] I. Grade, "https://en.wikichip.org/wiki/ic_grade," 2020 [Online].
- [177] L. Sullivan, "The Role of Probability," 2020 [Online]. Available: <http://sphweb.bumc.bu.edu/>.

- [178] M. A. Brilleslyper, M. J. Dorff, J. M. McDougall, J. S. Rolf and L. E. Schaubroeck, "Mappings to Polygonal Domains," in *Explorations in Complex Variables*, MAA Press, 2018, pp. 322-374., ISBN: 1470449641.
- [179] J. Case, "Breakthrough in conformal mapping," *Society for Industrial and Applied Mathematics (SIAM) News*, vol. 41, no. 1, January/February 2008
- [180] W. P. Calixto, B. Alvarenga, J. C. da Mota, L. da Cunha Brito, M. Wu, A. J. Alves, L. M. Neto and C. F. Antunes, "Electromagnetic problems solving by conformal mapping: a mathematical operator for optimization.," *Mathematical Problems in Engineering*, vol. 2010, no. 1, pp. 1-19, January 2010, doi: 10.1155/2010/742039.
- [181] A. Karageorghis and Y. Smyrlis, "Conformal mapping for the efficient MFS solution of Dirichlet boundary value problems," *Computing*, vol. 83, no. 1, pp. 1-24, May 2008, doi: 10.1007/s00607-008-0012-9.
- [182] L. N. Trefethen, "Analysis and design of polygonal resistors by conformal mapping," *Journal of Applied Mathematics and Physics (ZAMP)*, vol. 35, no. 5, pp. 692-704, September 1984., doi: 10.1007/BF00952114.
- [183] K. P. Sridhar and R. T. Davis, "A Schwarz-Christoffel Method for Generating Two-Dimensional Flow Grids," *Journal of Fluids Engineering - Transactions of the ASME*, vol. 107, no. 3, p. 330-337, September 1985, doi: 10.1115/1.3242487.
- [184] P. Henrici, *Applied and Computational Complex Analysis, Volume I*, A Wiley-Interscience Publication. John Wiley & Sons, New York, 1988.
- [185] J. Yrjola, *Numerical computation of the module of a quadrilateral*, Helsinki: University of Helsinki, Department of Mathematics and Statistics, 2007.
- [186] R. Jacob Baker, *CMOS: Circuit Design, Layout, and Simulation*, 3rd Edition, Wiley-IEEE Press, September 2010. , ISBN: 978-0-470-88132-3.
- [187] P. Grignoux and R. L. Geiger, "Modeling of MOS Transistors with Nonrectangular-Gate Geometries," *IEEE Transactions on Electron Devices*, vol. 29, no. 8, pp. 71-79, August 1982.

- [188] J. McDougall, L. Schaubroeck and J. Rolf, "Mapping to Polygonal Domains," in *Explorations in Complex Variables with Accompanying Applets: Undergraduate Research*, May 13, 2011, pp. 322-374.
- [189] Silvaco TCAD simulation tool, "<https://www.silvaco.com>," S-Pisces: 2D Silicon Device Simulator, 2019, [Online].
- [190] E. Palm and V. D. W. Fernand, "Current Lines and Accurate Contact Current Evaluation in 2-D Numerical Simulations of Semiconductor Devices," *IEEE Transactions on Electron Devices*, vol. 32, no. 10, pp. 2052-2059, October 1985.
- [191] P. Vacula and M. Husák, "Waffle MOS channel aspect ratio calculation with Schwarz-Christoffel transformation," *ElectroScope*, vol. 5, no. 5, pp. 1-6, 2013
- [192] P. R. Gray, P. J. Hurst, S. H. Lewis and R. G. Meyer, Analysis and Design of Analog Integrated Circuits - 5th Edition, New York, USA: John Wiley & Sons, Inc., January 2009, p. 896., ISBN: 978-0-470-24599-6.
- [193] L. Liu, J. Mu and Z. Zhu, "A 0.55-V, 28-ppm/°C, 83-nW CMOS Sub-BGR With UltraLow Power Curvature Compensation," *IEEE Transactions on Circuits and Systems*, vol. 65, no. 1, pp. 95 - 106, January 2018, doi: 10.1109/TCSI.2017.2711923.
- [194] Q. Duan and J. Roh, "A 1.2-V 4.2- ppm/°C High-Order Curvature-Compensated CMOS Bandgap Reference," *IEEE Transactions on Circuits and Systems*, vol. 62, no. 3, pp. 662 - 670, March 2015, doi: 10.1109/TCSI.2014.2374832.
- [195] B.-C. Park, S.-Y. Lee, D.-R. Chang, K.-I. Bang, S.-J. Y.-B. Kim and E.-S. Jung, "A novel fermi level controlled High Voltage Transistor preventing sub-threshold hump," Sinaia, Romania, 13.-15. October, 2008, ISBN: 978-1-4244-2004-9., doi: 10.1109/SMICND.2008.4703412.
- [196] S. Sze and K. K. Ng, Physics of Semiconductor Devices, 3rd edition, Canada: John Wiley & Sons, Inc., 2007, p. 832., ISBN: 978-0-471-14323-9.
- [197] A. Bakibillah and N. Rahman, "Effect of Threshold Voltage and Channel Length on Drain Current of Silicon N-MOSFET," *European Scientific Journal*, vol. 11, no. 27, pp. 169-175, September 2015

- [198] N. C. Dao, A. E. Kass, M. R. Azghadi, C. T. Jin, J. Scott and P. H.W.Leonga, "An enhanced MOSFET threshold voltage model for the 6–300 K temperature range," *Microelectronics Reliability*, vol. 69, pp. 36-39, February 2017, doi: 10.1016/j.microrel.2016.12.007.
- [199] D. K. Schroder, "Series Resistance, Channel Length and Width, and Threshold Voltage," in *Semiconductor Material and Device Characterization*, 3rd ed., Hoboken, New Jersey, USA, IEEE Press, John Wiley & Sons, Inc., 2006, p. 790., ISBN: 978-0-471-73906-7.
- [200] Y.-H. Cheng, "Comparison of MOSFET Threshold Voltage Extraction Methods with Temperature Variation," in *2019 IEEE 32nd International Conference on Microelectronic Test Structures (ICMTS)*, Kita-Kyushu City, Fukuoka, Japan, 2019, doi: 10.1109/ICMTS.2019.8730978.
- [201] J. Júnior, R. Moreto, G. Silva, C. Thomaz and S. Gimenez, "An innovative strategy to reduce die area of robust OTA by using iMTGSPICE and diamond layout style for MOSFETs," in *Proceedings of SBCCI'19*, Sao Paulo, SP, Brasil, August, 2019, doi: 10.1145/3338852.3339865.
- [202] L. Silvestri, S. Reggiani, E. Gnani, A. Gnudi and G. Baccarani, "A Low-Field Mobility Model for Bulk and Ultrathin-Body SOI p-MOSFETs With Different Surface and Channel Orientations," *IEEE Transactions on Electron Devices*, vol. 57, no. 12, pp. 3287 - 3294, 18 October 2010, doi: 10.1109/TED.2010.2078821.
- [203] W. Jiang, H. Yin, Y. Zhang, Y. Liu, W. Yu, J. Xu and H. Zhu, "Study of electron mobility on silicon with different crystalline orientations," in *2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology*, Xi'an, China, 29 Oct.-1 Nov. 2012, doi: 10.1109/ICSICT.2012.6467830.
- [204] L. Silvestri, S. Reggiani, E. Gnani, A. Gnudi and G. Baccarani, "Unified model for low-field electron mobility in bulk and SOI-MOSFETs with different substrate orientations and its application to quantum drift-diffusion simulation," in *2008 IEEE 9th International Conference on Ultimate Integration of Silicon*, Udine, Italy, 12-14 March 2008, doi: 10.1109/ULIS.2008.4527156.

- [205] N. André, T. P. Delhaye, M. A. K. Jazairli, B. Olbrechts, P. Gérard, L. A. Francis, J.-P. Raskin and D. Flandre, "Ultra-low-power SOI CMOS pressure sensor based on orthogonal PMOS gauges," in *22nd IMEKO TC4 International Symposium & 20th International Workshop on ADC Modelling and Testing*, Lasi, Romania, September 14-15th 2017
- [206] Y. Ye, F. Liu, M. Chen and Y. Cao, "Variability analysis under layout pattern-dependent Rapid-Thermal Annealing process," in *2009 46th ACM/IEEE Design Automation Conference*, San Francisco, CA, USA, 26-31 July 2009, ISBN: 978-1-6055-8497-3., doi: 10.1145/1629911.1630054.
- [207] K.-Y. Tsai, M.-F. You, Y.-C. Lu and P. C. W. Ng, "A new method to improve accuracy of leakage current estimation for transistors with non-rectangular gates due to sub-wavelength lithography effects," in *2008 IEEE/ACM International Conference on Computer-Aided Design*, San Jose, CA, USA, 10-13 November, 2008, doi: 10.1109/ICCAD.2008.4681587.
- [208] K. N. Leung and P. Mok, "A sub-1-V 15-ppm °C CMOS bandgap voltage reference without requiring low threshold voltage device," *IEEE Journal of Solid-State Circuits*, vol. 37, no. 4, pp. 526-530, 07 August 2002, doi: 10.1109/4.991391.

Appendix A:

List of Author's Publications

A.1. PUBLICATIONS RELATED TO THE TOPIC OF THIS WORK

A.1.1. PUBLICATIONS IN IMPACTED JOURNALS

D. Barri, P. Vacula, T. Grešl, P. Švancara, V. Kotě, J. Jakovenko and J. Voves, “MOSFETs’ Electrical Performance in the 160-nm BCD Technology Process with the Diamond Layout Shape.” *IEEE Transactions on Electron Devices*, vol. 67, no. 8, pp. 3270-3777, August 2020, doi: 10.1109/TED.2020.3000744.
Co-authorship: 61 %, (**Quartile 1**)

D. Barri, P. Vacula, V. Kotě, J. Jakovenko and J. Voves, “Improvements in the Electrical Performance of IC MOSFET Components Using Diamond Layout Style Versus Traditional Rectangular Layout Style Calculated by Conformal Mapping.” *IEEE Transactions on Electron Devices*, vol. 66, no. 9, pp. 3718-3725, September 2019, doi: 10.1109/TED.2019.2931090.
Co-authorship: 70 %, (**Quartile 1**)

D. Barri, P. Vacula, T. Grešl, V. Kotě, J. Jakovenko and J. Voves, “Precise Model of the Effective Threshold Voltage Changes in the DLS MOSFETs for Different Gate Angles Compared with the Measured Data.” *IEEE Transactions on Electron Devices*, under review.
Co-authorship: 70 %, (**Quartile 1**)

P. Vacula, V. Kotě, **D. Barri**, M. Vacula, M. Husák, and J. Jakovenko, “Comparison of MOSFET Gate Waffle Patterns Based on Specific On-Resistance.”, *Radioengineering*, vol. 28, no. 3, pp. 598-609, September 2019. doi: 0.13164/re.2019.0598
Co-authorship: 20 %, (**Quartile 3**)

A.1.2. PUBLICATIONS EXCERPTED BY WOS

D. Barri, and J. Jakovenko, “Comparison of Measured Data Given by Automatized Measurement Methodology with the Analytical Expression of DLS MOSFET.” in *IEEE Proceedings of the 25th International Conference on Applied Electronics (AE) 2020*, Pilsen, Czech Republic, 8 September 2020, pp. 3-8, ISBN 978-80-261-0891-7, doi: 10.23919/AE.2019.8866997.

Co-authorship: 90 %

D. Barri, and J. Jakovenko, “Design and Optimization of an Active OTA-C Filter Based on STOHE Algorithm.” in *IEEE Proceedings of the 24th International Conference on Applied Electronics (AE) 2019*, Pilsen, Czech Republic, 10-11 September 2019, pp. 3-8, ISBN 978-80-261-0813-9, doi: 10.23919/AE.2019.8866997.

Co-authorship: 95 %

A.1.3. OTHER PUBLICATIONS

D. Barri, “Modeling of a Hump Effect Using a Three-Dimensional TCAD Device Simulator.” in *Proceedings of the International Student Scientific Conference Poster – 23/2019. 23rd International Student Conference on Electrical Engineering POSTER 2019*, ČVUT FEL, Technická 2, Praha 6, 2019-05-23, Praha: ČVUT FEL, Středisko vědecko-technických informací, 2019, pp. 61-64, 1. sv. ISBN 978-80-01-06581-5.

Co-authorship: 100 %

D. Barri, F. Gaetano, P. Vacula, V. Kote, J. Behounek, and J. Jakovenko, “Precise Layout Area Estimation of Analog/Mixed-Signal Circuits”, in *Proceedings of the Cadence User Conference 2019*, CDNLive EMEA – Munich, Germany – May 6-8, May 2019.

Co-authorship: 80 %

D. Barri, “A Design of an Active OTA-C Filter Based on DESA Algorithm” in *Proceedings of the International Student Scientific Conference Poster – 22/2018, 22nd International Student Conference on Electrical Engineering POSTER 2018*, ČVUT FEL, Technická 2, Praha 6, 2019-05-23, Praha: ČVUT FEL, Středisko vědecko-technických informací, 2018, pp. 1-5, 1. sv. ISBN 978-80-01-06428-3.

Co-authorship: 100 %

P. Vacula, V. Kote, **D. Barri**, “Trench MOS Having Source with Waffle Patterns” in *Proceedings of the International Student Scientific Conference Poster – 22/2018, 22nd International Student Conference on Electrical Engineering POSTER 2018*, ČVUT FEL, Technická 2, Praha 6, 2019-05-23, Praha: ČVUT FEL, Středisko vědecko-technických informací, 2018, pp. 1-5, 1. sv. ISBN 978-80-01-06428-3.

Co-authorship: 20 %

D. Barri, and J. Jakovenko, “An Algorithm for Assessment IC Matched Structure with Respecting nth order Gradient Parameter Effects” in *IMAPS flash conference 2017*, Brno, 2017-11-09/2017-11-10, Brno: Brno University of Technology, FEEC, Department of Electrical Power Engineering, 2017, pp. 12-93, ISBN 978-80-214-5535-1.

Co-authorship: 75 %

A.2. PUBLICATIONS NOT RELATED TO THE TOPIC OF THIS WORK

A.2.1. PUBLICATIONS IN IMPACTED JOURNALS

V. Kotě, P. Vacula, V. Molata, O. Veselý, O. Tláskal, **D. Barri**, J. Jakovenko, and M. Husák, “A true random number generator with time multiplexed sources of randomness,” *Radioengineering*, 2018, vol. 27, no. 3, pp 796-805, ISSN 1210-2512, doi: 10.13164/re.2018.0796

Co-authorship: 3 %, (**Quartile 3**)

Appendix B:

Recognitions and Review

Review of regular article “The Autonomy of the Gains of the Diamond Layout Style for Analog MOSFETs at High-Temperatures Range and Different CMOS ICs Technology Nodes”, *IEEE Transactions of Electron Devices*, 2020.

The best Ph.D. Oral Presentation Award, for the work “Modeling of a Hump Effect Using a Three-Dimensional TCAD Device Simulator.”, *Poster 2019 23rd International Student Conference on Electrical Engineering*, Poster 2019, Prague, Czech Republic, 2019.

Certificate of Participation for the contribution “Precise Layout Area Estimation of Analog/Mixed-Signal Circuits.” in CDNLive Cadence User Conference EMEA 2019, as speaker, Munich, Germany, May 6–9, 2019.

Review of diploma thesis “Area Allocation for Yield Optimization in Integrated Circuits”, National Taiwan University of Science and Technology, Department of Electronic and Computer Engineering and Czech Technical University in Prague, Faculty of Electrical Engineering, Department of Microelectronics, author Bc. Martin Košťál, Prague, 2019.

Certificate of Attendance in the internship of intensive course by Athens Network (Advanced Technology Higher Education Network) “MP/TUD01: Introduction into Finite Elements and Algorithm” at *Delft University of Technology organized in Paris*, Paris, France, November 17 – 23, 2018.