

Radiation Tolerant 8-bit Analog to Digital Converter with Successive approximation

Pavel Vancura^{1,2}

¹Dept. of Microelectronics, Faculty of Electrical Engineering, Czech Technical University, Technická 2, 166 27 Praha, Czech Republic

²Dept. of Physics, Faculty of Nuclear Sciences and Physical Engineering, Brehova 7, Praha 1

vancupa2@fel.cvut.cz

Abstract. This paper brings implementation of 8-bit asynchronous analog to digital converter with successive approximation (SAR ADC) in 180 nm CMOS SoI technology. Radiation tests have proven that used technology is radiation tolerant up to 1 kGy. Layout in the used technology occupies $319 \times 115 \mu\text{m}^2$. The proposed SAR ADC consumes 295 μW from 1.8 V power supply at 4 MHz sampling frequency. Achieved ENOB is 7.81 bit and calculated figure of merit is 163 fJ/conversion-step.

Keywords

radiation tolerant, SAR ADC, low power, asynchronous, fully-differential

1. Introduction

Modern electronics for special applications such as space applications, X-ray monolithic detectors, avionics, CERN experiments, etc. needs to be working in a radiation environment. Electronics in integrated circuits can be hardened by design, technology or layout techniques. This paper brings 8-bit SAR ADC in 180 nm SoI technology working in radiation environment up to 1 kGy. This maximum radiation value limits used technology [1]. The proposed design brings innovation of Harpe et al.[2] with improvements for radiation environment. The first improvement is the used SoI CMOS technology which is more radiation tolerant than classic bulk technologies [1]. The second improvement is using layout matched structures in combination with differential design which helps to eliminate single event effects (SEE). The third improvement is own customization of metal-oxide-metal (MoM) capacitor used in capacitor DAC of the SAR ADC. The figure of merit of the proposed design is 163 fJ/conversion step which is competitive value in comparison with existing published results, for example with references [3], [4], [5].

2. 8-bit SAR ADC circuit description

The 8-bit SAR ADC circuit design is described in detail by Harpe et. al [2]. In this section, only brief circuit description is provided and modifications are emphasized. A block diagram is shown in Fig. 1.




Fig. 1: 8-bit SAR ADC block diagram

The proposed design contains in comparison with [2] a pulse generator circuit which generates sampling pulse with adjustable length at rising edge of the SAMPLE signal. A bootstrapped switches [6] are used instead of transfer gates to improve the linearity of sampling signal into top plates of capacitor arrays. The output register latches data when conversion is finished. Data are latched until the next SAMPLE signal is received. Both of capacitor DAC's uses customized MoM capacitor shown in Fig. 2. Each of unit capacitor has dimensions $4.24 \times 4.24 \mu\text{m}^2$ with capacitance 4.5 fF. The proposed unit capacitor acts as a shielding box which improved linearity. A common centroid layout in the comparator is used. The common centroid layout in combination with fully differential ADC design mitigates SEE [7].

3. Results

Differential and integral non-linearities (DNL, INL) of the SAR ADC from simulations are shown in Fig. 3 and Fig. 4. These nonlinearities have been extracted from transfer




Fig. 2: The proposed MoM capacitor

function by gradually increased step of 1 mV (0.25 LSB) at the ADC input. The worst case DNL is held within 1 LSB and -0.5 LSB and for INL between 1 LSB and -2 LSB.




Fig. 3: Simulated DNL

The implemented prototype in 180 nm SoI CMOS technology is part of a monolithic pixel detector. For this reason, it is impossible to measure SAR ADC directly and therefore only simulation results are provided. Measurements of the implemented prototype have revealed a problem with limited range of AD converter. The problem is caused by incorrect layout of PMOS voltage divider which sets reference of the fully differential amplifier which drives SAR ADC input. This failure resulting in the limited output voltage range of analog circuits driving the SAR ADC. The problem was understood and will be eliminated in future circuit re-design. However, the proposed SAR ADC seems to be working correctly.

Acknowledgements

This work is part of project Centre of Advanced Applied Sciences co-financed by the European Union with the number: CZ.02.1.01/0.0/0.0/16_019/0000778 and SGS grant with the number: SGS17/188/OHK3/3T/13.




Fig. 4: Simulated INL

References

- [1] Mariovs, M.; Benka, T.; Havrnek, M.; Hejtmek, M.; Janoka, Z.; Kafka, V.; Mariovs, M.; Neue, G. et al. A comparative study of the TID radiation effects on ASICs manufactured in 180 nm commercial technologies Journal of Instrumentation. 2018, 13 ISSN 1748-0221.
- [2] HARPE, Pieter JA, et al. A 26μ W 8 bit 10 MS/s Asynchronous SAR ADC for Low Energy Radios. IEEE Journal of Solid-State Circuits, 2011, 46.7: 1585-1595.
- [3] BAGHBANMANESH, MohammadReza; MALOBERTI, Franco; GATTI, Umberto. A 10-Bit Radiation-Hardened by Design (RHBD) SAR ADC for Space Applications. In: 2017 New Generation of CAS (NGCAS). IEEE, 2017, p. 53-56.
- [4] XU, Hongda, et al. A 78.5-dB SNDR Radiation-and Metastability-Tolerant Two-Step Split SAR ADC Operating Up to 75 MS/s With 24.9-mW Power Consumption in 65-nm CMOS. IEEE Journal of Solid-State Circuits, 2019, 54.2: 441-451.
- [5] KUPPAMBATTI, Jayanth, et al. A radiation-hard dual-channel 12-bit 40 MS/s ADC prototype for the ATLAS liquid argon calorimeter read-out electronics upgrade at the CERN LHC. Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment, 2017, 855: 38-46.
- [6] RAZAVI, Behzad. The bootstrapped switch [a circuit for all seasons]. IEEE Solid-State Circuits Magazine, 2015, 7.3: 12-15.
- [7] ARMSTRONG, S. E., et al. Demonstration of a differential layout solution for improved ASET tolerance in CMOS A/MS circuits. IEEE Transactions on Nuclear Science, 2010, 57.6: 3615-3619.

About Authors...

Pavel Vancura was born in 1981. Master's degree in the field of Microelectronics completed in 2017 at the Czech Technical university in Prague (CTU), faculty of electrical engineering (FEE). Currently he is a PhD student at CTU FEE and he is also working at the Faculty of Nuclear Sciences and Physical Engineering Czech Technical University in Prague, department of Physics, as a scientific employee for development of semiconductor pixel detectors.