CyberDisplayTM

A230Display Driver

Rev 2.0 February 26, 2014

Kopin Corporation

125 North Drive, Westborough, MA 01581 T +1.508.870.5959, F +1.508.870.0660

KOPIN CONFIDENTIAL

PS-0305 Rev 2.0

1. Overview

A230 driver IC supports low voltage CyberDisplay®. It designed to accept BT.656 or similar digital video source and generate analog RGB for the CyberDisplay®. It supports internal frame buffer for up to 432x240 or smaller windows of video which can be alpha blend into BT656 video input. It includes three 8-bit DACs and three video amplifiers, one charge pump for -6 V power supply voltage to the display and two PWM current sinks for backlight LED. It supports two types of serial interface and one processor interface, which are I2C, 3-wire serial interfaces and Intel 80 bus.

Features

- Low-voltage CyberDisplay® 113K/152K or 230K/308K
- Support NTSC and PAL
- \blacksquare Up to 40MHz video input clock
- Digital video input formats
	- o BT.656 standard digital video (YCBCR 422 8-bit interlaced video input).
	- o Square-pixel variants of BT.656
	- o Any of the above format with separate HS and VS input instead of embedded sync (SAV/EAV)
	- o Supports also interlaced formats using RGB 888(8bit serialized) , RGB 565(16bit) and YCBCR 422 16 -bit
	- o Color space conversion when using YCBCR mode.
	- o Native QVGA, WQVGA progressive format
- Internal frame buffer
	- o 103680 x 16 bits SRAM
	- \circ Resolution up to 432x240
	- o Supports up to 4 windows with programmable position and size with respect to display frame
	- o Supports following storage formats:
		- \bullet 16 bit RGB 565
		- 16 bit RGB Alpha 4444 or 5551
		- 8 bit RGB332
		- 3 bit 8 color video RGB 111
- Video overlay
	- o Overlay video from frame buffer on to external video input
	- o Supports Alpha blending of frame buffer video with external video
- o Supports fade-in and fade-out using global alpha control , Windows Alpha control or local pixel level alpha blending data
- Horizontal and vertical scaling
- **Programmable dual-string gamma correction with two individual look up tables per** each color
- **Programmable video enhancement on YCbCr**
	- o Contrast, brightness and sharpness control on Y signal
	- o Gain control on Cb,Cr signal
- Support line buffer base horizontal inversion.
- Programmable timing control for CyberDisplay®s
- I2C, 3-wire serial interface and Intel 80 bus
- RGB 8-bit DACs and video amplifiers
- A charge pump to provide -6 V power to CyberDisplay \mathbb{R} s
- Two current sink for backlight
- \blacksquare Independent drive strength control for display interface signals
- An LDO regulator to generate 1.8V from the IO supply voltage
- **Power saving function**
	- o Clock gating
	- o Power down control for all individual blocks
	- o Video amplifier power control register
		- Power VS Performance
	- o Use CMOS switches for 3 bit video mode
	- o Can be operated as only external video or only frame buffer mode to save power
- 1.8V core/1.8~3.3V IO/3.3~5V Display IO and Analog Power
- \blacksquare 121 FBGA

2. Block Diagram

Figure 1. A230 block diagram

Part Number

KCD-A230-BC (Commercial grade 0º C to 70º C, ROHS, 121 FBGA)

3. Functional Description

3-1. Digital Video Interface

The digital video interface accepts 8 or 16 bit data and clock for video input. The interface supports up to 40MHz video input clock. Additional horizontal and vertical sync inputs are needed in some formats. It also converts the 4:2:2 YCbCr format to 4:4:4 format before feed the video data to color matrix. The supported input formats for video path are;

- BT.656 standard digital video (422 YCBCR 8 or 16 bit interlaced) , both 525 line/60Hz and 625-line/50Hz (NTSC or PAL)
- Square-pixel variants of BT.656 for both NTSC and PAL
- Any of above with separate HS and VS inputs instead of embedded sync (SAV/EAV)
- Native QVGA/WQVGA progressive with HS and VS input
- Formats using 8-bit serialized RGB 888 or 16-bit RGB 565 color spaces instead of YCbCr
- 8 bit formats uses YIN [7:0] as the data input.
- The mapping for 16-bit RGB565 is as follows:

 $B[4:0] = CIN[4:0]$ $G[2:0] = CIN[7:5]$ $G[5:3] = YIN[2:0]$ $R[4:0] = YIN[7:3]$

Table 1 summarizes the timing and resolution of NTSC/PAL formats.

Table 1. Digital input format

3-2. Digital Video Enhancement

The digital video enhancement block enhances YCbCr video source by Contrast, Brightness, Sharpness on Y signal and Gain on Cb, Cr signals. Enhanced data are limited to BT.656 data range as default (Y : $16 \sim 235$, Cb & Cr : $16 \sim 240$)

- Contrast control : $0X$ to 1.99X
- \bullet Brightness control : -128 to 127
- Sharpness control block enhance picture sharpness. Sharpness control block generate horizontal sharpness filter from Y video input. Sharpness filter can be noise slice, gain control and clipping by configuration registers.
- \bullet Cb, Cr Gain : 0X to 1.99X
- \bullet Y_low, Y_high : Y signal low and high limits.
- \bullet Cx low, Cx high : Cb, Cr signals low and high limits.

Figure 3. Edge enhancement process

3-3. Color Space Conversion

The color space conversion block converts color space from YCbCr to RGB by following equations.

- $R = CSCC1 * (Y 16) + CSCC2 * (Cr 128)$
- $G = CSC1 * (Y 16) CSC3 * (Cr 128) CSC4 * (Cb 128)$
- B = CSCC1 * $(Y 16)$ + CSCC5 * $(Cb 128)$

The default values of the constants are;

 $CSCC1 = 1.164$ $CSCC2 = 1.596$ $CSCC3 = 0.813$ $CSCC4 = 0.392$ $CSCC5 = 2.017$

Figure 4. Color Space Conversion

3-4. Horizontal Pre-scaling

The horizontal pre-scaling stage makes 640 samples per line video data, independent of the input format. All scaling is linear interpolated and pre-scaling ratios can be selected by internal mode registers 0x00 and 0x05 as follows:

The pre scale ration can be overridden by PreOVRD bits in register 0x05

3-5. Vertical Scaling

PAL input data will be vertically 6:5 scaled by linear interpolation.

3-6. Horizontal Dot Scaling

The second phase of horizontal scaling produces output samples matching the display's dot layout. The dot scaling consists of three fixed ratios which are selected by DisType bits in register 0x10 as follows:

For CyberDisplay® 113K display, the 61 samples are discarded from 640 pre-scaled samples before 5:9 horizontal dot scaling.

The dot scale ratio can be overridden by the DotOVRD bits in register 0x05.

The VideoType[1] and DispType[1] bits also used to select the clock for display drive block. The automatic display clock selection can be overridden by the DclkOVRD bits in register 0x09.

Figure 5 to Figure 11 show the optimal scaling ratios for various input and output combination.

Figure 5. Scaling: NTSC wide input to 308K, 152K

Figure 6. Scaling: NTSC input to 308K, 152K

Figure 7. Scaling: NTSC input to 230K, 113K

]

Figure 8. Scaling: PAL wide input to 308K, 152K

Figure 9. Scaling: PAL input to 308K, 152K

Figure 11. Scaling: PAL wide input to 308K

3-7. Frame Buffer

A230 implements 103680x16 bits SRAM frame buffer which can support video resolution up to 432x240. Each word in the frame buffer is 16-bit wide. The video from frame buffer is displayed in the form of window. In the case of external video the window from the frame buffer is overlaid on to the external video. In case of no external video the window is overlaid on a black background. The window may fill the full display frame or part of the frame. There are a maximum of 4 windows at time. The numbers of windows are also limited by the amount of storage available in the frame buffer. A host may write to the frame buffer memory via serial interface(I2C or 3-wire) or via Intel80 type parallel interface. The frame buffer data can also be read via I2C or Intel80 bus. The frame buffer support following video formats:

- \bullet 16 bit RGB 565
- 16 bit RGB Alpha 4444 or 5551
- \bullet 8 bit RGB 332
- 3 bit 8 color video RGB 111

Figure 12 to Figure 14 show relationship between width of the data in the frame buffer and the pixel on the display with a window configuration parameters.

 For 16bit data format, each 16bit data allocated to single pixel. For 8bit data format, each 16bit data allocated to two pixels. For 3bit data format, each 16bit data allocated to four pixels.

Each of the 4 windows occupies a contiguous space in the frame buffer and staring address is pointed to by a register in the configuration register map. The location and size of each window are programmable.

The definitions of the parameters of a window in Figure 12 to Figure 14 are as follows:

- S= Start address of a window
- W= Window width
- $H=$ Window height
- X= Horizontal position of the window with respect to display frame
- Y= Vertical position of the window with respect to display frame

Column					
row	X	$X+1$	$X+2$	$X+W-2$	$X+W-1$
Y	S	$S+1$	$S+2$	$S+W-2$	$S+W-1$
$Y+1$	S+W	$S+W+1$	$S+W+2$	$S+W^*2-2$	$S+W^*2-1$
$Y+2$	$S+W^2$	$S+W^*2+1$	$S+W^*2+2$	$S+W^*3-2$	$S+W^*3-1$
	16 bit		CyberDisplay®		
$Y+H-2$	S+W*(H-2)	S+W*(H-2)+1	$S+W^*(H-2)+2$	S+W*(H-2)+W-2	S+W*(H-2)+W-1
	$S+W^*(H-1)$	S+W*(H-1)+1	$S+W^*(H-1)+2$	S+W*(H-1)+W-2	S+W*(H-1)+W-1
$Y+H-1$					

Figure 12. The frame buffer data allocated in 16bit data format

Figure 13. The frame buffer data allocated in 8bit data format

Figure 14. The frame buffer data allocated to CyberDisplay® (3bit data)

The FBVideoType bits in register 0x4C control the allocation of video data bits in a word to the R, G, B colors. It also controls the allocation of data to pixels in 8 bit and 3-bit modes. For 8bit data format, each 16bit data allocated to two pixels. For 3bit data format, each 16bit data allocated to four pixels.

Figure 15 shows the relationship between frame buffer data to RGB colors and pixel ordering for 8-bit and 3-bit modes.

In order to enable power saving in 3-bit RGB111 mode, the following bits must be set high:

- 1. HIGH_LOW_EN: bit 7 of register 4CH
- 2. INVINV : bit 7 of register 35H
- 3. DAC DWN : bit 5 of register 13H

Figure 15. The frame buffer data allocation to RGB and pixel ordering

3-7-1. Frame Buffer Access

A host may access the frame buffer memory via serial interface (I2C or 3-wire) or via Intel80 type parallel interface. There are two types of access to the frame buffer direct and indirect. In direct address mode the frame buffer is addressed directly by frame buffer address and data. Only Intel80 interface supports this type of transaction. In the indirect mode the frame buffer is accessed via the address register (0xB9-0xBB) and data register (0xBC-0xBD). Both Intel80 and serial interface supports indirect access. Serial interface can only do 8-bit indirect access. Refer to Figure 16 for 8-bit and Figure 17 for 16-bit indirect access to the frame buffer.

Figure 16. 8bit interface indirect data write to the frame buffer

In case of burst mode step 4 and 5 in Figure 16 are repeated continuously. After completion of step 5 the data is written to the frame buffer and the internal fame buffer address is incremented automatically.

Figure 17. I80 16bit interface indirect data write to the frame buffer

In case of burst mode step 3 in Figure 17 is repeated continuously. After completion of step 3 the data is written to the frame buffer and the internal fame buffer address is incremented automatically.

I case of direct address mode the data phase of the Intel80 transaction is repeated continuously and internal address is incremented automatically at the end of the data phase.

3-7-2. Windows Control

There are a maximum of 4 windows at time. Each of the 4 windows occupies a contiguous space in the frame buffer and staring address is pointed to by a register in the configuration register map. The location and size of each window are programmable. Each window has its global Alpha Blend parameter. The registers 0x80 to 0x9E control the windows location, alpha blend and size. The registers 0xA0 to 0xAE points to the start address of window data in the frame buffer.

When the two or more windows overlap each other than the highest priority window is displayed and others are ignored. The priority of windows is Window $0 >$ Window $1 >$ $Window2 > Window3$

Refer to Figure 18 for windows control and priority scheme.

Figure 18. Windows control

Video Overlay

A230 can display video either from external source or from the frame buffer. It can also blend these videos to make an overlay video. The video overlay feature supports alpha blending controlled by a global AlphaBlend (Register 0x4D) parameter. The global alpha blend applies to all windows. It also support pixel based alpha blending when the stored data is one of the four alpha blend video data types (FBVideoType 1, 2, 3, 4). In the case of alpha blend data types the local pixel based alpha is selected instead windows alpha.

When the two or more windows overlap each other than the highest priority window is displayed and others are ignored. The priority of windows is Window $0 > W$ indow $1 >$ Window2 > Window3. Refer to Figure 18 for windows priority scheme.

Figure 19. Alpha blending control for video overlay

Figure 20. Example of overlay with 4 windows

Refer to Figure 20 for an example with 4 non overlapping windows. Refer to Figure 21 for an example with 2 overlapping windows.

Figure 21. Example of overlapped windows

3-8. Dual-String Gamma Correction

A230 supports gamma correction on the input video signal. A230 drives high and low input of the display in alternative row period. The Dual-String Gamma Correction implements separate lookup table for high and low video output. The gamma correction is performed using piecewise linear interpolation function with programmable 17 look up table for each positive and negative channel. The following figure shows the typical shape of a gamma lookup table where the horizontal side is 8 bit input video points with step size of 16 and the vertical side is the corresponding output values in the LUT. The intermediate gamma corrected output value is calculated by interpolating between 2 points of the table. The process of interpolation is called linear interpolation.

The calculation of linear interpolation is:

Gamma $x = LUT[x/4] + (((Lut[x/4+1] - Lut[x/4]) / 4) * (x\%4)) ;$

Where x is the 8 bit input video level.

For example, input data is 0x65 then the output value is in between LUT[6] and LUT[7].

Loading gamma table

The positive and negative channel LUT has separate set of registers to load the LUT values. The registers 50H-60H are LUT for negative and the registers 62H-72H are LUT for positive. The default values in the gamma LUTs are set to linear.

3-9. I²C Serial Interface

The A230 supports I²C serial interfaces. The I²C sub-address can be changed by I2C_ADDR pins. Table 2 shows sub-address configuration for I²C interface.

Table 2. I2C Address

3-10. 3-wire Serial Interface

The A230 also supports write only 3-wire serial interface to host. The 3-wire uses 16 bit transaction which composed by 8 bit address (A7 - A0) and 8 bit data (D7 - D0). Refer to next figure for format of 3-wire write transaction.

Figure 23. 3-wire Format

A high on SI_SEL pin selects I2C interface and a low selects 3-wire interface.

3-11. Intel 80 Bus Interface

The A230 supports Intel80 bus interfaces for external host processor. The bus supports read and write access to configuration registers and frame buffer memory. The signals for Intel80 bus are as follows:

There are two modes of Intel80 timing based on DCn input signal. The ALEEN IO input selects the behavior of DCn. The input DCn work as address indicator when ALEEN is 'Low' and works as address latch strobe when ALEEN is 'High'. Figure 24 and Figure 25 show the timing when DCn behaves as address indicator.

Figure 25. Intel 80 bus read (ALEEN=0)

Figure 26 and Figure 27 show the timing when DCn behaves as address latch strobe.

Figure 26. Intel 80 bus write (ALEEN=1)

The AC characteristics and detailed of Intel80 bus is shown in Figure $38 \sim$ Figure 3941.

An IO pin I80_CAEN (low selects serial and high selects Intel80) selects which interface serial or Intel80 has access to configuration register. In direct access mode the address 0 of configuration register is mapped to address 0x1FF00.

4. Analog Block

The A230 has three 8bit digital to analog converters. The A230 also has 3 video amplifiers which can be support one CyberDisplay®. There is one charge pump for generating negative power to the display. Also, there are two backlight current sink for drive backlight LED.

4-1. Analog Video Path

Figure 28. Digital to display video path

4-2. Digital to Analog Converter (DAC)

The A230 has three digital to analog converters. The included DAC has following features.

- 8 bit parallel input
- Maximum conversion rate 6 MSPS
- One external voltage reference (DAC_VREF)
- One external compensation input
- Supports power down mode
- Maximum ± 0.5 LSB integral linearity error

The DAC output voltage can calculate by following formula.

 $V_{REF} = VDDA\; DAC \; x \; [R_2/(R_1+R_2)]$ – – – – – – (1)

 $V_{\text{DAC}} = V_{\text{REF}} / 256 \text{ x D}_{\text{IN}} (D_{\text{IN}}=0,1,\cdots,254,255) \ \text{---} \text{---} \text{---} (2)$

4-3. Video Amplifier

The A230 has 3 video amplifiers, the Figure 29 shows data path from the DAC to the display. The amplifier has 5 times gain, so the output voltage of the video amplifier is

 $V_{AMP} = V_{DAC} * 5$

4-4. Charge Pump

A230 has a charge pump for supplying negative voltage to display. Figure 30is a charge pump reference circuit with 4 diodes which is suitable for VDDA_QP up to 3.3V. Figure 31 is a charge pump reference circuit with 3 diodes which is suitable for VDDA_QP over 3.3V. Refer to Table 3 for parts used in charge pump reference circuit. All the diodes in circuit are schottky type.

The output voltage of charge pump (VSS) determined by following formula.

 $VSS = V_{FBS}^* - (R0/R1) \cdot (V_{REFO}^* - V_{FBS}^*)$ $\approx 0.8 - (R0/R1) \cdot (1.2 - 0.8)$ $V_{\text{FB5}} = 0.8V$ @ typical $*V_{REFO} = 1.2V$ @ typical

For example, if $R0 = 95K\Omega$, $R1 = 5.6 K\Omega$ then charge pump output voltage in typical condition is:

 $0.8 - (95K/5.6 K) \cdot (1.2-0.8) = -5.98 V$

A Schottky diode should be used for the diode string.

They have a low equivalent resistance, a low forward voltage drop and a breakdown voltage more than 20V for reducing the power loss.MBR0530, 1N5817 or equivalent can be used.

For applications that are cost driven, the 1N4818 or equivalent can be used but the power efficiency will be reduced.

Low ESR capacitors should be used to minimize the switching output ripple voltage.

Figure 30: Charge pump application circuit for VDDA_QP up to 3.3V

Figure 31: Charge pump application circuit for VDDA_QP over 3.3V

Name	Value	Unit
C ₁	0.1	μF
C ₂	0.1	μF
C ₃	10	μF
C ₄	10	nF
R ₀	95	KΩ
R ₁	5.6	KΩ

Table 3: Charge pump part list

4-5. Backlight Driver

The A230 has two current sink based backlight driver for driving led backlight. Refer to Figure 32 for backlight driver reference circuit.

The driving current for full on condition can be calculated by the following formula:

 $I_{BLD_OUT} = 1.25(V_{BANDGAP})/R0 * 200$

For example, set to backlight driver drives 10mA current for backlight, use 25 KΩ register for R0.

 $1.25 / 25K * 200 = 0.01 = 10mA$

Figure 33. Backlight current sink reference circuit

5. Register Description

Table 4. Configuration registers

Pin Description

Table 5. Pin summary

Pin Allocation

Table 6. Pin allocation

6. Ball Map

Figure 34. Ball Map

7. Recommended Operating Conditions

Power Supply

Table 7. Operation conditions

8. Analog block characteristics

DAC

Table 8. DAC characteristics

Charge Pump

Table 9. Charge pump characteristics

Backlight Driver

Table 10. Backlight current sink characteristics

LDO

Table 11. LDO characteristics

9. DC characteristics

Table 12. DC characteristics

10. AC characteristics

Video Input

The timing parameter for video input

Table 13. Video input timing parameter

3-wire

The timing parameter for 3-wire are as dollows:.

Figure 36. 3-wire timing

Table 14. 3-wire timing parameters

I2C

The timing parameters for I2C are as follows:

Table 15. I2C timing parameters

Intel 80 bus

Figure 38. Intel 80 write timing (ALEEN = 0)

Figure 40. Intel 80 write timing (ALEEN = 1)

Figure 41. Intel 80 read timing (ALEEN = 1)

*****Mclk : one period of memory clock . Mclk equals video clock (CLK) in 8 bit video input mode and 2 times the video clock in 16 bit video input mode

Table 16. Intel 80 timing parameters

11. Application Note

Power Up Sequence

The following sequence is recommended for proper working at power up. Wait 1ms between each step in power up sequence if not specified.

Figure 42. Power Up sequence (1.8V power supplied)

Figure 43. Power Up sequence (1.8V power not supplied and LDO is used)

Power down and restore

A230 can be powered down to save power by writing to Power down bits (DIG_DWN, PAD_DWN, DAC_DWN) in the configuration registers $0x12$ and $0x13$. The setting of bits DIG_DWN, PAD_DWN and DAC_DWN power down the digital, IO pads and DAC/AMPLIFIER block respectively. The driver IC can be brought back to full operation by writing 0 to the same configuration register bit. The recommended power down and restore sequences are shown below. If any of the DIG_DWN, PAD_DWN or DAC_DWN bits are set that makes the DIS_SLEEP output to go low

12. Package Information

Package Dimension: 6 mm x 6 mm, Ball Pitch: 0.5 mm, Ball Count: 121

Revision Control

