

CZECH TECHNICAL UNIVERSITY IN PRAGUE Faculty of Nuclear Sciences and Physical Engineering



Parallel algorithms for operations with dense matrices

Paralelní algoritmy pro operace s hustými maticemi

Bachelor's Degree Project

Author: Alexandr Krastenov

Supervisor: doc. Ing. Tomáš Oberhuber, Ph.D.

Language advisor: Bc. Nathaniel Tobias Patton

Academic year: 2023/2024



ZADÁNÍ BAKALÁŘSKÉ PRÁCE

I. OSOBNÍ A STUDIJNÍ ÚDAJE

Příjmení:

Krastenov

Jméno: Alexandr

Osobní číslo: 510804

Fakulta/ústav:

Fakulta jaderná a fyzikálně inženýrská

Zadávající katedra/ústav: Katedra matematiky

Studijní program: Aplikovaná informatika

II. ÚDAJE K BAKALÁŘSKÉ PRÁCI

Název bakalářské práce:

Paralelní algoritmy pro operace s hustými maticemi

Název bakalářské práce anglicky:

Parallel algorithms for operations with dense matrices

Pokyny pro vypracování:

- 1. Seznamte se se základy programování GPU pomocí CUDA a TNL.
- 2. Prostudujte současnou implementaci hustých matic v knihovně TNL.
- 3. Navrhněte vhodné optimalizace kódu zejména pro maticovou transpozici nebo násobení obdélníkových matic včetně využití tenzorových jader na GPU.
- 4. Implementujte unit testy a benchmarky pro porovnání efektivity s jinými knihovnami.
- 5. Věnujte pozornost i refaktorování kódu a sepsání dokumentace s příklady použití implementovaných funkcí.

Seznam doporučené literatury:

- [1] GPU programming guide https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html.
- [2] TNL Users' guide https://tnl-project.gitlab.io/tnl/UsersGuide.html.
- [3] Cui X., Chen Y., Zhang C., Mei H., Auto-tuning Dense Matrix Multiplication for GPGPU with Cache, 2010 IEEE 16th International Conference on Parallel and Distributed Systems, Shanghai, China, 2010, pp. 237-242, 2010.
- [4] Nath R., Tomov S., Dongarra J., An Improved Magma Gemm For Fermi Graphics Processing Units, The International Journal of High Performance Computing Applications, vol. 24, no.4, pp.511-515, 2010.
- [5] Markidis S., Chien S. W. D., Laure E., Peng I. B., Vetter J. S., NVIDIA Tensor Core Programmability, Performance & Precision, 2018 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW), Vancouver, BC, Canada, 2018, pp. 522-531.
- [6] Feng B., Wang Y., Chen G., Zhang W., Xie Y., Ding Y., EGEMM-TC: Accelerating Scientific Computing on Tensor Cores with Extended Precision, PPoPP '21: Proceedings of the 26th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pp. 278-291, 2021.

Jméno a pracoviště vedoucí(ho) bakalářské práce:

doc. Ing. Tomáš Oberhuber, Ph.D. katedra matematiky FJFI

Jméno a pracoviště druhé(ho) vedoucí(ho) nebo konzultanta(ky) bakalářské práce:

Datum zadání bakalářské práce: 31.10.2023

Termín odevzdání bakalářské práce: 05:08.2024

Platnost zadání bakalářské práce: 30.09.2025

doc. Ing. Tomáš Oberhuber, Ph.D. podpis vedoucí(ho) práce

prof. Ing. Zuzana Masáková, Ph.D. podpis vedoucí(ho) ústavu/katedry

doć. Ing. Václav Čuba, Ph.D. podpis děkana(ky)

III. PŘEVZETÍ ZADÁNÍ

Student bere na vědomí, že je povinen vypracovat bakalářskou práci samo: Seznam použité literatury, jiných pramenů a jmen konzultantů je třeba uvés	
28.11.2023	Straff
Datum převzetí zadání	Podpis studenta

Acknowledgment: I would like to thank doc. Ing. Tomáš Oberhuber, Ph.D. for his expert guidance and express my gratitude to Bc. Nathaniel Tobias Patton for his language assistance. Additionally, I would like to extend my heartfelt thanks to my family, my partner, and my colleagues for their unwavering support and encouragement during these challenging times.

Author's declaration:

I declare that this Bachelor's Degree Project is entirely my own work and I have listed all the used sources in the bibliography.

Prague, August 5, 2024

Alexandr Krastenov

Název práce:

Paralelní algoritmy pro operace s hustými maticemi

Autor: Alexandr Krastenov

Obor: Aplikovaná informatika

Druh práce: Bakalářská práce

Vedoucí práce: doc. Ing. Tomáš Oberhuber, Ph.D., Katedra softwarového inženýrství, Fakulta jaderná a fyzikálně inženýrská, České vysoké učení technické v Praze

Abstrakt: Tato bakalářská práce je věnována paralelním algoritmům pro operace s hustými maticemi se zaměřením na násobení a transpozici. Obě operace jsou široce využívány ve vědeckých výpočtech a vyžadují efektivní paralelizační strategie ke zkrácení doby provádění. Tato práce poskytuje komplexní studii hlavních optimalizačních technik a metod, později implementovaných v široké řadě optimalizovaných kernelu pro násobení a transpozici na místě i mimo místo. S využitím CUDA C++ a knihovny TNL byly všechny vyvinuté kernely testovány, aby byla zajištěna správnost, a porovnány se zavedenými GPU NVIDIA knihovnami, aby se vyhodnotil jejich výkon.

Klíčová slova: CUDA C++, husté matice, doba provádění, transpozice na místě, násobení, NVIDIA GPU knihovny, optimalizační techniky, transpozice mimo místo, paralelní algoritmy, paralelizační strategie, vědecké výpočty, knihovna TNL

Title:

Parallel algorithms for operations with dense matrices

Author: Alexandr Krastenov

Abstract: This bachelor's degree project is dedicated to parallel algorithms for operations with dense matrices, focusing on multiplication and transposition. Both operations are widely utilized in scientific computations and require efficient parallelization strategies to reduce the execution time. This work provides a comprehensive study of main optimization techniques and methods, later implemented in a broad range of optimized kernels for multiplication and both in-place and out-of-place transposition. Utilizing CUDA C++ and the TNL library, all developed kernels were tested to ensure correctness and benchmarked against established NVIDIA GPU libraries to evaluate their performance.

Key words: CUDA C++, dense matrices, execution time, in-place transposition, multiplication, NVIDIA GPU libraries, optimization techniques, out-of-place transposition, parallel algorithms, parallelization strategies, scientific computations, TNL library

Contents

Int	rodu	ction	10
1	The	ory	11
	1.1	GPU	11
		1.1.1 CUDA	11
		1.1.2 Thread Hierarchy	11
		1.1.3 Synchronization	12
		1.1.4 Memory	12
		1.1.5 Tensor Cores	13
		1.1.6 HIP	13
	1.2	Dense Matrices	13
		1.2.1 Dense Matrix Multiplication	14
		1.2.2 Dense Matrix Transposition	15
	1.3	TNL	16
		1.3.1 Lambda Functions	16
		1.3.2 Data Structures	17
		1.3.3 Norms	18
2	Opti	imization Techniques	2 0
	2.1	Global Memory Coalescing	20
	2.2	\mathcal{E}	21
	2.3		22
	2.4	Loop Unrolling	23
	2.5	Blocktiling and Warptiling	24
	2.6	Register Blocking	25
	2.7	Tensor Cores Utilization	26
	2.8	Autotuning	27
2	T1	low ontotion	28
3	3.1	lementation Profiling	29
	3.1	3.1.1 Performance Metrics	29
	2.2		
	3.2	Dense Matrix Multiplication	30
			30
		3.2.2 Kernel 1.2	31
		3.2.3 Kernel 1.3	32
		3.2.4 Kernel 1.4	33
		3.2.5 Kernel 1.5	35

		3.2.6	Kernel 1.6	36
	3.3	Dense	Matrix Transposition	39
		3.3.1	OutOfPlace Transposition	. 39
		3.3.2	InPlace Transposition	. 43
4	Test	ing and	Benchmarks	45
	4.1	Testing	g	. 45
		4.1.1	Roofline model	
		4.1.2	UnitTests	. 47
		4.1.3	Utilizing Norms	. 48
	4.2	Benchi	marks	. 48
		4.2.1	Benchmark Setup	. 48
		4.2.2	Environment	. 49
		4.2.3	Benchmark Libraries	
		4.2.4	Graphical Representation	
		4.2.5	Dense Matrix Multiplication	. 54
		4.2.6	Dense Matrix Transposition	. 67
Ca	onclus	sion		76
A	Acro	onyms		77
В	Prof	iling Ta	ables	78

List of Tables

3.1	System specifications for GP1	29
3.2	GPU Performance Metrics and Their Descriptions	30
3.3	Comparative Performance Metrics and Percentage Increase (Kernel 1.1 vs Kernel 1.2)	32
3.4	Comparative Performance Metrics and Percentage Increase (Kernel 1.1 vs Kernel 1.3)	33
3.5	Comparative Performance Metrics and Percentage Increase (Kernel 1.1 vs Kernel 1.4)	35
3.6	Comparative Performance Metrics and Percentage Increase (Kernel 1.1 vs Kernel 1.5)	36
3.7	Comparative Performance Metrics and Percentage Increase (Kernel 1.1 vs Kernel 1.6)	38
3.8	Comparative Performance Metrics and Percentage Increase (Kernel 2.1 vs Kernel 2.2)	41
3.9	Comparative Performance Metrics and Percentage Increase (Kernel 2.1 vs Kernel 2.3)	42
3.10	$Comparative\ Performance\ Metrics\ and\ Percentage\ Increase\ (Kernel\ 2.1\ vs\ Kernel\ 2.4)\ .\ .$	44
4.1	GPU Performance Metrics and Their Descriptions	45
4.2	Performance Metrics for Roofline Model (Multiplication Kernels)	46
4.3	Performance Metrics for Roofline Model (Transposition Kernels)	47
4.4	System specifications for HELIOS	50
4.5	Execution Times and Speedups versus cuBLAS for Selected Matrix Sizes in Figure 4.3 .	55
4.6	Execution Times and Speedups versus cuBLAS for Selected Matrix Sizes in Figure 4.4 .	56
4.7	Execution Times and Speedups versus cuBLAS for Selected Matrix Sizes in Figure 4.5 .	57
4.8	Execution Times and Speedups versus cuBLAS for Selected Matrix Sizes in Figure 4.6 .	58
4.9	Execution Times and Speedups versus cuBLAS for Selected Matrix Sizes in Figure 4.7 .	59
4.10	Execution Times and Speedups versus cuBLAS for Selected Matrix Sizes in Figure 4.8 .	60
4.11	Execution Times and Speedups versus cuBLAS for Selected Matrix Sizes in Figure 4.9 .	62
	Execution Times and Speedups versus cuBLAS for Selected Matrix Sizes in Figure 4.10	63
4.13	Execution Times and Speedups versus cuBLAS for Selected Matrix Sizes in Figure 4.11	64
4.14	Execution Times and Speedups versus cuBLAS for Selected Matrix Sizes in Figure 4.12	65
4.15	Execution Times and Speedups versus cuBLAS for Selected Matrix Sizes in Figure 4.13	66
4.16	Execution Times and Speedups versus cuBLAS for Selected Matrix Sizes in Figure 4.14	67
4.17	Execution Times and Speedups versus MAGMA for Selected Matrix Sizes in Figure 4.15	68
4.18	Execution Times and Speedups versus MAGMA for Selected Matrix Sizes in Figure 4.16	69
4.19	Execution Times and Speedups versus MAGMA for Selected Matrix Sizes in Figure 4.17	70
4.20	Execution Times and Speedups versus MAGMA for Selected Matrix Sizes in Figure 4.18	71
4.21	Execution Times and Speedups versus MAGMA for Selected Matrix Sizes in Figure 4.19	72
4.22	Execution Times and Speedups versus MAGMA for Selected Matrix Sizes in Figure 4.20	73
4.23	Execution Times and Speedups versus MAGMA for Selected Matrix Sizes in Figure 4.21	74
4.24	Execution Times and Speedups versus MAGMA for Selected Matrix Sizes in Figure 4.22	75
B.1	Comparative Performance Metrics of Dense Matrix Multiplication Kernels	78
B.2	Comparative Performance Metrics of Dense Matrix Transposition Kernels	78

List of Figures

4.1	Roofline Model for Multiplication Kernels	46
4.2	Roofline Model for Transposition Kernels	47
4.3	Square Matrix Multiplication (HELIOS)	54
4.4	Wide Matrix Multiplication with Incremental Width Expansion (HELIOS)	56
4.5	Tall Matrix Multiplication with Incremental Height Expansion (HELIOS)	57
4.6	Random Growth Matrix Multiplication (HELIOS)	58
4.7	Extremely Thin Matrix Multiplication 1 (HELIOS)	59
4.8	Extremely Thin Matrix Multiplication 2 (HELIOS)	60
4.9	Square Matrix Multiplication (GP1)	61
4.10	1	62
4.11	8 · P	63
	Random Growth Matrix Multiplication (GP1)	64
	Extremely Thin Matrix Multiplication 1 (GP1)	65
	Extremely Thin Matrix Multiplication 2 (GP1)	66
4.15	Square Matrix Transposition (HELIOS)	68
	Wide Matrix Transposition with Incremental Width Expansion (HELIOS)	69
4.17	Tall Matrix Transposition with Incremental Height Expansion (HELIOS)	70
	Extremely Thin Matrix Transposition (HELIOS)	71
4.19	Square Matrix Transposition (GP1)	72
4.20	Wide Matrix Transposition with Incremental Width Expansion (GP1)	73
4.21	Tall Matrix Transposition with Incremental Height Expansion (GP1)	74
4.22	Extremely Thin Matrix Transposition (GP1)	75

Introduction

Parallel algorithms for operations with dense matrices are at the forefront of scientific computing, allowing fast handling of massive datasets and complex numerical calculations. They are the cornerstone of various algorithms with applications, ranging from machine learning and data analytics to engineering simulations and theoretical physics. Dense matrices, characterized by their non-sparse nature, where most of the elements are non-zero, require optimized computational approaches and parallelization strategies to utilize the full potential of modern hardware architectures.

The main goal of this thesis is to apply GPU-suitable algorithm optimizations and produce a workable solution that may be added to the TNL library. The implementation is in CUDA C++, utilizing the TNL structures and optimizing dense matrix operations, focusing primarily on matrix multiplication and transposition.

This thesis is structured as follows: Chapter 1 delves into the theory behind GPU programming and the tools used in this project. Chapter 2 discusses comprehensive optimization techniques, leveraging a wide range of methods and tools for high-performance computing. Chapter 3 is dedicated to the implementation, detailing the logic behind the selection and application of optimization techniques for dense matrix operations. Finally, Chapter 4 concludes with UnitTests and benchmarks measured on a professional-grade GPUs, followed by a comparison of the implementations against alternative NVIDIA libraries.

Chapter 1

Theory

1.1 **GPU**

The Graphics Processing Unit (GPU) is a specialized processor originally designed to accelerate graphics rendering and to compute tasks together with the Central Processing Unit (CPU). GPUs and CPUs are very similar computational engines. However, they are built for different purposes and have different architectures [3].

The CPU, also known as the brain of the computer, is the main part that handles most of the internal processing. With just one or a few threads on a single processing unit, CPUs are highly optimized to operate at high frequencies, making them perfect for general-purpose computing tasks like running operating systems, programs, and user interfaces.

On the other hand, GPUs are extremely effective for tasks that can be parallelized because they can execute thousands of basic operations at once. GPUs are especially useful for complicated computations in domains such as scientific research, machine learning, and simulations because of their capacity for parallel processing.

Most applications consist of sequential and parallel components, so to maximize performance, systems are designed with a combination of CPU and GPU [4].

1.1.1 CUDA

To take advantage of the parallel computing capacity of NVIDIA GPUs, NVIDIA introduced Compute Unified Device Architecture (CUDA), a revolutionary computer platform and programming model. It enables programmers to utilize NVIDIA GPUs using C++ and other high-level programming languages [4].

CUDA's architecture is designed around a scalable array of multithreaded Streaming Multiprocessors (SMs). When a CUDA program executes, it runs in parallel across a large number of threads - each thread computing one element of a matrix, for instance.

In addition to a software environment, the CUDA toolkit includes additional capabilities, such as debugging and profiling applications, to assist programmers in creating effective GPU applications.

1.1.2 Thread Hierarchy

Threads are the fundamental unit of execution in parallel computing with CUDA. To improve the efficiency and control of concurrent processing, CUDA organizes threads into bigger groups. CUDA introduces the concept of warps, which are collections of 32 threads executing concurrently. These threads

begin their execution simultaneously at the same program address, offering a base for synchronized operation within the GPU's architecture.

Kernels are CUDA C++ extended functions that execute simultaneously through N different CUDA threads. They are defined using the __global__ declaration specifier and the number of CUDA threads that execute that kernel for a given kernel launch is specified using a new <<< ... >>> execution configuration syntax [4].

Within a kernel, each executing thread is assigned a distinct ID, accessible through the ThreadIdx built-in variable. Threads are organized into blocks, which can be indexed in one, two, or three dimensions, offering flexible structuring options for parallel computation. This multi-dimensional indexing allows threads to be efficiently managed and coordinated.

Threads are further organized into grids, which are composed of blocks. These blocks can be uniquely identified by the blockIdx variable within a kernel. The CUDA framework requires thread blocks to operate independently for efficient parallel processing, as it allows blocks to be executed in any sequence.

This hierarchical organization enables precise control over the execution of parallel tasks, optimizing the performance and scalability of applications that leverage the power of GPU computing.

Threads within blocks can share data through shared memory and coordinate memory access by synchronizing execution. Synchronization points in the kernel can be specified by calling the __syncthreads() function, which acts as a barrier at which all threads in the block must wait before any is allowed to proceed [4, 5].

1.1.3 Synchronization

The synchronization method is provided by the CUDA API and is necessary for coordination thread execution within a block. When encountered in a kernel, this method blocks all threads at the calling point until each of them reaches and executes __syncthreads(), ensuring that all threads have completed the same amount of work at a given point before moving to the next step.

In matrix multiplication, it is important that all threads have loaded the necessary elements from the input matrices into shared memory and completed their computations before writing back to the result matrix. Similarly, in matrix transposition, synchronization is used to prevent data hazards when threads read from and write to shared memory. It is used to ensure that all threads in the block have reached the same execution point and that data integrity is maintained throughout the computation.

1.1.4 Memory

The CUDA runtime implements functions for memory allocation, deallocation, and data transmission between the host (CPU) and the device (GPU). Moreover, CUDA provides a number of memory spaces, each designed to serve a specific function and optimize certain elements of memory access and data storage.

Typically, cudaMalloc() is used to allocate memory and cudaFree() is used to free it. A method for transferring data between host and device memory is cudaMemcpy(). During execution, CUDA threads have access to data from several memory regions:

Global memory is the most extensive type of memory available to all threads and is accessible across all blocks. It is located off-chip, which means that it has high latency and provides substantial space for data storage. This type of memory is typically used to store large datasets that do not fit faster types of memory.

Shared memory is significantly faster than global memory as it is located on the chip. This type of memory offers much lower latency and higher bandwidth and is only visible to threads within the same

block. It is commonly used as a user-managed cache, allowing threads within a block to quickly access and reuse data. Shared memory is declared in kernel code using the __shared__ specifier.

Registers represent the fastest type of memory available in CUDA. They are also on the chip and private to each thread, making them ideal for frequently accessed data or variables requiring the fastest access speeds, such as loop counters or temporary variables in calculations.

Local memory serves as storage for automatic variables that do not fit into registers. Though physically situated in global memory, it behaves as a private space for individual threads. This type of memory is typically used to store array indices or complex data structures that cannot be efficiently stored in registers.

This strategic use of memory types helps optimize performance in CUDA applications by aligning memory usage with the needs of each specific computation task.

1.1.5 Tensor Cores

Tensor Cores are specialized programmable processing units within GPUs designed to accelerate deep learning and other intensive arithmetic computations. With only minimal space and power requirements, Tensor Cores and the data channels that go with them are specially designed to boost floating-point calculation throughput.

Each Tensor Core provides a $4 \times 4 \times 4$ matrix processing array that can execute the operation $D = A \times B + C$, where A, B, C, and D are 4×4 matrices. This design allows multiple Tensor Cores to be used simultaneously within a single GPU warp, thereby significantly increasing the computation capacity.

A full warp of execution uses several Tensor Cores concurrently throughout program execution. Tensor cores can process larger $16 \times 16 \times 16$ matrix operations due to threads within a warp. These operations are made available by CUDA through the CUDA C++ Warp-level Matrix Multiply Accumulate (WMMA) API as warp-level matrix operations. In order to effectively use Tensor Cores in CUDA C++ programs, these C++ interfaces offer specialized matrix load, matrix multiply and accumulate, and matrix store operations [7].

1.1.6 HIP

Heterogeneous-compute Interface for Portability (HIP) is a programming language developed by AMD to provide a portable and efficient computing interface for developing applications that may operate on a variety of hardware. It provides a C++ runtime API and a kernel language, enabling developers to design high-performance applications that can operate on both AMD and NVIDIA GPUs.

The primary purpose of HIP is to make it easier to construct applications on a variety of platforms by offering a standard programming model. This allows developers to easily convert CUDA code to portable C++ code that can operate on a variety of GPU architectures.

One of the important characteristics of HIP is its ability to automatically convert CUDA code to HIP code, allowing developers to retain a single codebase [6].

1.2 Dense Matrices

A dense matrix is a matrix with mostly non-zero elements. Such matrices are typically represented and stored in two-dimensional arrays, which allows direct access to any element a_{ij} given its row i and column j [1]. This characteristic makes them suitable for a wide range of mathematical and computational operations, including the algebraic operations and transformations discussed in this section.

Dense matrices are stored in row major or column major layouts. In row major order, the elements of the matrix are stored sequentially row by row. This means that the elements in a single row are located next to each other in memory. For example, in a 3×3 matrix, the storage order in the memory would be

$$\begin{bmatrix} a_{11} & a_{12} & a_{13} \\ a_{21} & a_{22} & a_{23} \\ a_{31} & a_{32} & a_{33} \end{bmatrix} \rightarrow \begin{pmatrix} a_{11} & a_{12} & a_{13} & a_{21} & a_{22} & a_{23} & a_{31} & a_{32} & a_{33} \end{pmatrix}$$

In contrast, column major order stores matrix elements sequentially by columns. Thus, elements in a single column are contiguous in memory. Using the same 3×3 matrix example, the storage order would be

$$\begin{bmatrix} a_{11} & a_{12} & a_{13} \\ a_{21} & a_{22} & a_{23} \\ a_{31} & a_{32} & a_{33} \end{bmatrix} \rightarrow \begin{pmatrix} a_{11} & a_{21} & a_{31} & a_{12} & a_{22} & a_{32} & a_{13} & a_{23} & a_{33} \end{pmatrix}$$

Furthermore, the storage layout directly impacts the performance when interfacing with software libraries. For example, row-major order is the default storage used by programming languages such as C and C++, whereas column-major order is used by CUDA, Fortran, and libraries optimized for scientific computing. Dense matrix operations can often be parallelized to take advantage of multi-core and multi-threaded computing environments. The storage order should be considered to minimize memory contention and maximize the performance gains from parallel execution.

1.2.1 Dense Matrix Multiplication

Let A be an $m \times n$ matrix and B be an $n \times p$ matrix, where $A \in \mathbb{R}^{m \times n}$ and $B \in \mathbb{R}^{n \times p}$. Matrix multiplication is an operation in which the matrix A is multiplied by the matrix B, resulting in a matrix $m \times p$ C, where $C \in \mathbb{R}^{m \times p}$. Each element c_{ij} of C is the sum of the products of the corresponding elements from the i-th row of matrix A and the j-th column of matrix B. Mathematically, the operation is defined as

$$c_{ij} = a_{i1}b_{1j} + a_{i2}b_{2j} + \dots + a_{in} + b_{nj} = \sum_{k=1}^{n} a_{ik}b_{kj},$$
(1.1)

where $1 \le i \le m$ and $1 \le j \le p$. The element c_{ij} is computed by summing the products of the corresponding elements from the row of A and the column of B.

$$\begin{bmatrix} a_{11} & a_{12} & \cdots & a_{1n} \\ a_{21} & a_{22} & \cdots & a_{2n} \\ \vdots & \vdots & \ddots & \vdots \\ a_{m1} & a_{m2} & \cdots & a_{mn} \end{bmatrix} \times \begin{bmatrix} b_{11} & b_{12} & \cdots & b_{1p} \\ b_{21} & b_{22} & \cdots & b_{2p} \\ \vdots & \vdots & \ddots & \vdots \\ b_{n1} & b_{n2} & \cdots & b_{np} \end{bmatrix} = \begin{bmatrix} c_{11} & c_{12} & \cdots & c_{1p} \\ c_{21} & c_{22} & \cdots & c_{2p} \\ \vdots & \vdots & \ddots & \vdots \\ c_{m1} & c_{m2} & \cdots & c_{mp} \end{bmatrix}$$

$$A \qquad B \qquad C$$

In the visualization above, matrices A, B, and C represent the input and output of the matrix multiplication operation. The highlighted cells illustrate the calculation of element c_{11} in matrix C, specifically showing how c_{11} is the sum of products of the elements from the first row of A and the first column of B. Similarly, each element of C is calculated using the corresponding row of A and column of B.

In the domain of linear algebra, dense matrix multiplication is a fundamental operation with wideranging applications in computer science, engineering, and physics. Performance on a broad spectrum of computer activities is directly affected by the efficiency of this process. The ability to split and execute matrix multiplication operations concurrently is a feature that parallel computing systems take advantage of. Computation time can be significantly decreased by dividing the work among several processors, either in a distributed computing environment or on a single computer with multi-threading. In the upcoming sections, we will explore various optimization strategies and their implementations in parallel computing environments.

1.2.2 Dense Matrix Transposition

Let A be an $m \times n$ matrix where $A \in \mathbb{R}^{m \times n}$. Matrix transposition is an operation that flips matrix A over its diagonal, resulting in a transpose matrix A^T which is an $n \times m$ matrix, where $A^T \in \mathbb{R}^{n \times m}$. The element $(A^T)_{ij}$ of the transposed matrix is equal to the element a_{ji} of the original matrix, i.e., the rows and columns are swapped. The operation is mathematically defined as

$$(A^T)_{ij} = a_{ji}, (1.2)$$

where $1 \le i \le n$ and $1 \le j \le m$. This defines that each element c_{ij} in the transpose matrix A^T is derived from the element a_{ji} in the original matrix A.

Consider the transposition of a 4×2 matrix A:

$$A = \begin{bmatrix} a_{11} & a_{12} \\ a_{21} & a_{22} \\ a_{31} & a_{32} \\ a_{41} & a_{42} \end{bmatrix} \longrightarrow A^T = \begin{bmatrix} a_{11} & a_{21} & a_{31} & a_{41} \\ a_{12} & a_{22} & a_{32} & a_{42} \end{bmatrix}.$$

The visual diagram above illustrates the transposition in which each element a_{ij} of matrix A is repositioned to the corresponding location a_{ii} in A^T .

Although transposing a matrix is theoretically simple, the computational consequences can differ based on the matrix's size and the system architecture. It is possible to parallelize the transposition of a matrix so that several processing elements can carry out the computation concurrently. We will explore matrix transposition optimization strategies inside a parallel computing environment in the sections that follow.

1.2.2.1 Transposition Methods

The introduction of GPU computing has made the creation of effective transposing matrix algorithms on these parallel platforms necessary. There are two primary transposition methods: out-of-place and in-place.

Out-of-place transposition involves using additional memory to hold the transposed matrix. This method can achieve high performance by exploiting the substantial memory bandwidth of GPUs. However, it comes at the cost of doubling the memory requirement, which can be restrictive given the limited on-board memory of GPUs.

In contrast, in-place transposition operates directly on the original matrix without using additional memory. This method is preferable because GPUs have limited memory. In-place transposition methods are categorized into two primary types: those that handle square matrices and those that handle non-square matrices.

For square matrices, in-place transposition can be implemented relatively straightforwardly by swapping elements across the diagonal. This technique allows for efficient memory usage and can leverage the parallel processing capabilities of GPUs to achieve high performance.

However, for non-square matrices, in-place transposition is more challenging because swapping elements across the diagonal leads to out-of-bounds memory accesses. One approach is to reduce the non-square matrix into the largest possible square submatrix within the original. This allows for efficient transposition using GPU parallelism within the square submatrix. After the transposition, the matrix is padded back to its original non-square dimensions. This reduction can be achieved through blocking or tiling techniques that allow the non-square matrix to be divided into smaller square tiles that can be transposed individually.

1.3 TNL

Teplate Numerical Library (TNL) is an open-source library that offers a collection of building blocks that facilitate the development of efficient numerical solvers and High-performance computing (HPC) algorithms. It supports multicore CPUs, GPUs, and distributed systems with a unified interface for modern hardware architectures [11].

1.3.1 Lambda Functions

Programming for GPUs often involves writing kernels. TNL offers skeletons or patterns of such algorithms and combines them with user-defined lambda functions. This approach simplifies GPU programming and provides several advantages.

- Implementing lambda functions is easier compared to writing GPU kernels.
- The implemented code works on both CPU and GPU, allowing developers to write a single codebase for both hardware architectures.
- Debugging can be done on the CPU first, with minimal or no changes required to run it on the GPU.

Managing distinct memory architectures in high-performance computing requires special attention to address spaces. TNL simplifies this by offering a unified interface that abstracts the complexities of data transfer between CPU and GPU memory. These devices are defined as follows

```
TNL::Devices::Host
TNL::Devices::Cuda
TNL::Devices::Hip
```

When using TNL::Devices::Host, the computation occurs on the CPU. This process can be sequential or parallel, often utilizing multiple CPU threads through OpenMP for enhanced performance. For computations on NVIDIA GPUs, the TNL::Devices::Cuda is employed. This device uses the __cuda_callable__ annotation to compile the lambda function such that it is executable on both the host and the CUDA device. This dual compatibility ensures that the same codebase can efficiently operate across different platforms. Similarly, the TNL::Devices::Hip targets AMD GPUs using HIP technology, which mirrors NVIDIA's CUDA in allowing cross-platform code functionality.

TNL automatically handles the differences in memory allocation and access between these address spaces, minimizing data transfer latency through efficient use of the PCI-Express bus. Data structures

also provide views to encapsulate references, facilitating efficient memory access across devices. By leveraging these abstractions, developers can focus on writing high-performance code without worrying about device-specific memory intricacies [11].

1.3.2 Data Structures

1.3.2.1 Arrays and Vectors

An array in TNL is a templated class defined in the TNL::Containers namespace with template parameters:

- Value: The type of data stored in the array.
- **Device**: The device where the array is allocated.
- **Index**: The type used for indexing of the array elements.
- **Allocator**: The type of allocator used for the allocation and deallocation of memory used by the array.

TNL defines three types of arrays: common arrays with dynamic allocation, static arrays allocated on the stack, and distributed arrays with dynamic allocation. They are unable to share data with each other or data assigned elsewhere. This can be accomplished using the ArrayView structure, which has comparable semantics as Array but does not manage data allocation and deallocation. Array views are useful for encapsulating data allocated elsewhere and dividing huge arrays into sub-arrays. The technique of encapsulating external data in a view is known as binding.

Dynamic vectors in TNL are templated classes defined in the TNL::Containers namespace. They have three template parameters:

- **Real**: The type of data stored in the vector.
- **Device**: The device where the vector is allocated.
- Index: The type used for indexing of the vector elements.
- **Allocator**: The type of the allocator used for the allocation and deallocation of memory used by the vector.

They provide basic linear algebra operations with a focus on Blas level 1 procedures. TNL is intended to be simple to implement, and in some situations faster than Blas or CuBlas implementations. Vectors, unlike arrays, require the Real type to be numeric or a type with provided fundamental algebraic operations. The type of algebraic operations necessary depends on the vector operations that the user will invoke. Vectors are derived from arrays and hence inherit all of the array's methods.

1.3.2.2 Dense Matrices

Dense matrix (TNL::Matrices::DenseMatrix) is a templated class using five template parameters:

- Real: The type of matrix elements.
- **Device**: The device where the matrix is allocated.
- **Index**: The type to be used for the indexing of the matrix elements.

- **ElementsOrganization**: The organization of the elements of the matrix in memory.
- **RealAllocator**: The type of allocator used for the allocation and deallocation of memory used by the matrix.

This class exposes some public methods that enable the reading, editing, and inspection of matrix elements. This functionality is important in computational environments where matrices may reside across different memory spaces.

Accessing elements in DenseMatrix is facilitated through several methods and operator overloads, each tailored for specific use cases

- getElement and setElement: These methods provide a safe way to access and modify elements of a matrix, regardless of where the matrix data is stored. For example, if a matrix is stored on a GPU, these methods ensure that the element is correctly accessed or modified, even when called from a CPU. This is achieved by handling necessary data transfers between the CPU and GPU, ensuring consistency and correctness. The getElement(row, column) method returns a copy of the matrix element at the specified indices, preventing any modification of the actual data in the matrix. In contrast, the setElement(row, column, value) method modifies the element at the specified indices directly within the matrix.
- Operators () and []: These operators are overloaded to provide more intuitive and direct access to matrix elements. The () operator allows users to access or modify elements directly using row and column indices, such as in matrix(row, column). This direct access is efficient but must be used within the correct execution context (i.e., CPU code for CPU matrices and GPU kernels for GPU matrices) to avoid errors. Unlike getElement and setElement, which manage cross-device execution internally, these operators do not handle such transitions and are meant for use in environments where the execution context is known and consistent.

To facilitate the management of matrix structure, DenseMatrix offers methods like getRows and getColumns, which provide direct access to the matrix's dimensional properties. These methods are essential for algorithms that need to adapt to the matrix size dynamically or when initializing structures based on matrix dimensions.

The functionality of DenseMatrix is further enhanced by the provision of views, which allow for controlled manipulation and access:

- **getView**: This method returns a modifiable view of the matrix, enabling users to perform updates or manipulations on the matrix data while preserving the underlying data structure's integrity. This is particularly useful for operations that require repeated modifications to matrix elements.
- **getConstView**: In contrast, the getConstView method provides a read-only view of the matrix, ensuring data consistency and protecting the data against unintended modifications. This method is crucial for operations that require data integrity, such as during multi-threaded or distributed computations where data race conditions might otherwise lead to data corruption.

1.3.3 Norms

1.3.3.1 L2 Norm

The L2 norm, also known as the Euclidean norm, computes the Euclidean distance from the origin to a point in space, returning a positive scalar of a vector. This norm is defined as

L2Norm =
$$\sqrt{a_1^2 + a_2^2 + a_3^2}$$
, (1.3)

where it represents the square root of the sum of squared vector components [12]. The implementation of the L2 norm within TNL is defined as follows:

```
auto 12Norm(const ET1& a) {
    using TNL::sqrt;
    return sqrt(sum(sqr(a)));
}
```

1.3.3.2 Max Norm

Contrastingly, the Max Norm, or also called the infinity norm, is determined by defining the maximum absolute value among the vector's components. This norm is mathematically expressed as

MaxNorm =
$$\max(|a_1|, |a_2|, |a_3|),$$
 (1.4)

where the maximal component's magnitude is represented without considering its direction. The Max Norm's implementation within TNL is

```
auto maxNorm(const ET1& a) {
   return max(abs(a));
}
```

Chapter 2

Optimization Techniques

This chapter is dedicated to dissecting a range of optimization techniques that have been proposed in various articles to enhance the performance and efficiency of matrix multiplication and transposition on GPU architectures.

2.1 Global Memory Coalescing

Memory access patterns in CUDA kernels depend on the arrangement of threads. The positioning of threads within a block and blocks within a grid is a determining factor in how effectively a kernel accesses global memory.

Coalesced memory access occurs when threads of a single warp access consecutive memory locations. This efficient pattern allows the GPU to consolidate these requests into a fewer number of memory transactions, maximizing memory bandwidth utilization.

In contrast, non-coalesced memory access happens when threads in the same warp access non-sequential memory locations. This results in multiple, isolated memory transactions, leading to increased latency and decreased bandwidth efficiency, which can severely impact performance.

Typically, in matrix multiplication, threads are indexed in a CUDA block in a way that each thread is responsible for computing one element of the result matrix. The thread indices threadIdx.x, threadIdx.y within the block and the block indices blockIdx.x, blockIdx.y within the grid uniquely determine the position of an element in the output matrix.

In the naive implementation from the article [13], two threads in the same block, with Thread IDs (0, 0) and (0, 1), would load the same column of the second matrix but different rows of the first one. Specifically, Thread (0,0) accesses A[0][0] and B[0][0], while Thread (0,1) accesses A[0][1] and B[0][0]. This access pattern leads to non-coalesced memory accesses, as threads of the same warp access memory that is not sequential, causing multiple memory transactions where fewer could suffice [13].

```
// Pseudocode of the Naive Kernel to demonstrate the memory access pattern
__global___ void naiveKernel(float *A, float *B, float *C, int N) {
    const int row = blockIdx.y * blockDim.y + threadIdx.y;
    const int col = blockIdx.x * blockDim.x + threadIdx.x;

if (row < N && col < N) {
    float value = 0.0;
    for (int k = 0; k < N; ++k) {
        value += A[row * N + k] * B[k * N + col];
}</pre>
```

The thread configuration can be modified so that threads within the same warp access consecutive memory addresses, thus reducing the required memory transactions and increasing the bandwidth utilization [13].

```
// Pseudocode of the Optimized kernel with improved memory coalescing
    __global__ void optimizedKernel(float *A, float *B, float *C, int N) {
2
         const int row = blockIdx.x * blockDim.x + (threadIdx.x / blockDim.y);
         const int col = blockIdx.y * blockDim.y + (threadIdx.x % blockDim.y);
         if (row < N && col < N) {
             float value = 0.0;
             for (int k = 0; k < N; k++) {
8
                 value += A[row * N + k] * B[k * N + col];
10
             C[row * N + col] = value;
11
        }
12
    }
13
```

In this optimized version, the thread indices are recalculated to ensure that Thread ID (0,0) accesses A[0][0] and B[0][0], and Thread (0,1) accesses A[0][1] and B[1][0].

By accessing consecutive elements of matrix A in terms of the row index and matrix B in terms of the column index, the memory transactions are significantly reduced. The optimized kernel achieves better memory coalescing, resulting in improved performance.

2.2 Shared Memory Cache-Blocking

When multiplying two matrices, parts of them are usually loaded from global memory into shared memory. This section highlights the rationale behind using 1D and 2D shared memory arrays in CUDA specifically for linear algebra operations.

Linear data structures like vector addition use 1D arrays where element-wise computations are done. They are simple to implement and most effective for linear data partitioning as well as sequential access by threads within a block.

The following code snippet demonstrates a basic vector addition (C = A + B) using shared memory sData.

```
__global___ void vectorAdd(const float* A, const float* B, float* C, int numElements) {
    extern __shared__ float sData[]; // Shared memory for vector A
    int i = blockDim.x * blockIdx.x + threadIdx.x;
    if (i < numElements) {
        sData[threadIdx.x] = A[i]; // Load A[i] into shared memory
        __syncthreads(); // Ensure all threads have loaded their elements
        C[i] = sData[threadIdx.x] + B[i]; // Perform addition using A from shared memory
    }
}</pre>
```

This example leverages shared memory for fast, repeated access to elements of vector A, reducing the number of global memory accesses and thereby enhancing the kernel's performance. The synchronization barrier ensures that all threads in the block have loaded their data into shared memory before proceeding to computation.

Each thread loads one element from vector A into shared memory. After synchronizing the threads within the block to ensure that all elements are loaded, each thread computes the sum of its corresponding elements in A and B, then writes the result to vector C. This method leverages fast access to data stored in shared memory, reducing global memory accesses.

2D arrays, on the other hand, are ideal for more complex data structures such as those involving matrices. This allows for more natural access patterns in two dimensions, which is important when loading elements in operations like matrix multiplication and transposition.

In the shared memory cache-blocking technique, data chunks are loaded from global memory into shared memory for processing. This reduces global memory accesses, leveraging shared memory's high speed to perform more operations on cached data before fetching new data.

Below is an example of a tiled matrix multiplication.

```
// Shared Memory Tiled Matrix Multiplication
2
     __global__ void matrixMulShared(float *A, float *B, float *C, int N) {
         __shared__ float As[BLOCK_SIZE][BLOCK_SIZE];
3
         __shared__ float Bs[BLOCK_SIZE][BLOCK_SIZE];
5
         int row = blockIdx.y * BLOCK_SIZE + threadIdx.y;
6
         int col = blockIdx.x * BLOCK_SIZE + threadIdx.x;
         float tmp = 0.0:
8
         for (int bkIdx = 0; bkIdx < N; bkIdx += BLOCK_SIZE) {</pre>
9
             As[threadIdx.y][threadIdx.x] = A[row * N + bkIdx + threadIdx.x];
10
             Bs[threadIdx.y][threadIdx.x] = B[(bkIdx + threadIdx.y) * N + col];
11
             __syncthreads();
12
13
             for (int k = 0; k < BLOCK_SIZE; k++) {
14
                  tmp += As[threadIdx.y][k] * Bs[k][threadIdx.x];
15
16
              __syncthreads();
17
18
19
         if (row < N && col < N) {</pre>
             C[row * N + col] = tmp;
20
21
22
```

In this approach, shared memory arrays As and Bs are strategically used to load tiles of matrices A and B to minimize global memory accesses. Each thread block collaboratively computes a portion of the output matrix C, maximizing data reuse in shared memory. This minimization of memory traffic between global and shared memory significantly boosts the performance of the matrix multiplication.

This effective utilization of shared memory for caching data demonstrates a significant reduction in latency and an increase in throughput for matrix computations in CUDA [13].

2.3 Padding in Shared Memory Arrays

Padding is a strategic modification applied to data structures in GPU programming to enhance memory access efficiency and prevent performance bottlenecks caused by bank conflicts. This section ex-

plores the use of padding in shared memory arrays, its rationale, and its benefits.

In CUDA programming, shared memory is organized into multiple memory banks. During parallel execution, multiple threads may attempt to access data from the same memory bank simultaneously. Since each memory bank can only service one access at a time, simultaneous requests lead to what is known as a bank conflict. This conflict forces accesses to be serialized, thereby degrading the performance by eliminating the benefits of parallel execution.

To mitigate bank conflicts, padding is introduced in the memory allocation of shared arrays. Padding involves adding an extra element to the dimensions of shared memory arrays, typically in scenarios where data structures are accessed by multiple threads. For example, in the context of matrix multiplication kernels, consider the shared memory allocation for matrix tiles:

```
// Two-dimensional shared memory arrays with added padding
__shared__ float tileA[tileDim][tileDim + 1];
__shared__ float tileB[tileDim][tileDim + 1];
```

The additional element in the second dimension tileDim + 1 ensures that each row of the tile is offset in memory. This offset prevents threads of a warp from accessing elements that fall into the same memory bank, thereby avoiding bank conflicts.

The main advantage of implementing padding in shared memory arrays is the significant reduction in bank conflicts, which leads to:

- Increased throughput of memory operations due to fewer delays caused by serialized accesses.
- Enhanced overall computational efficiency, particularly in kernels that heavily rely on shared memory, such as those used in matrix multiplication.
- Improved execution speed and smoother performance in applications that are intensive in memory bandwidth.

In summary, padding is a critical optimization technique in GPU programming, especially for applications that require high levels of parallelism and make extensive use of shared memory.

2.4 Loop Unrolling

Loop Unrolling is an optimization technique used to enhance performance by reducing the number of conditions. In CUDA, this can be beneficial due to the parallel nature of the computation. The syntax #pragma unroll explicitly instructs the compiler to unroll loops, which can lead to significant speed improvements in certain situations. It can be used in the following ways.

- #pragma unroll: Completely unrolls the loop, should be used when the loop count is fixed and small.
- #pragma unroll N: Unrolls the loop N times, where N is a positive integer.
- #pragma unroll 1: Prevents unrolling of the loop.

In the following example, the #pragma unrol1(4) directive unrolls the loop body four times to reduce loop overhead and optimize performance.

In this example, #pragma unrol1(4) results in.

```
i = 0;
if (i > N - 4) goto remainder;
for (; i < N - 4; i += 4) {
    C[i] = A[i] + B[i];
    C[i+1] = A[i+1] + B[i+1];
    C[i+2] = A[i+2] + B[i+2];
    C[i+3] = A[i+3] + B[i+3];
}
if (i < N) {
    remainder:
    for (; i < N; i++) {
        C[i] = A[i] + B[i];
    }
}</pre>
```

By unrolling the loop, the compiler reduces the number of iterations and loop overhead. This increases computational efficiency for vector addition, as larger chunks of data are processed in each loop iteration.

2.5 Blocktiling and Warptiling

The concept of tiling in CUDA programming refers to the practice of partitioning data and computation into smaller chunks or tiles that can be processed more efficiently by the GPU. This technique is widely used to optimize memory usage and computational performance, especially for algorithms that operate on large datasets.

Blocktiling organizes computations into blocks, each executed independently on a stream multiprocessor (SM) within the GPU. The blocks are the fundamental units of computation, and by assigning each block to an SM, different blocks can process data concurrently. This model maximizes the parallel execution capabilities of the GPU.

In the matrix multiplication, this approach involves storing sub-matrix tiles in shared memory, which significantly reduces the demand for global memory accesses. Each computational block processes its assigned tile independently, which allows multiple blocks to execute in parallel across various SMs. This setup not only minimizes global memory access but also enhances computational efficiency by enabling the reuse of data loaded into shared memory by the threads within each block.

Warptiling optimizes computations at the warp level. By structuring the computations to align with warp size, warptiling reduces shared memory conflicts and enhances register usage. The optimized kernel below demonstrates this concept.

```
__global__ void MatrixMulWarp(float *A, float *B, float *C, int N) {
__shared__ float As[WARP_SIZE][WARP_SIZE];
__shared__ float Bs[WARP_SIZE][WARP_SIZE];
```

```
int warpRow = threadIdx.y, warpCol = threadIdx.x;
5
6
         As[warpRow] [warpCol] = A[warpRow * WARP_SIZE];
8
         Bs[warpRow][warpCol] = B[warpCol * WARP_SIZE];
         __syncthreads();
10
         float CValue = 0;
11
         for (int k = 0; k < WARP_SIZE; ++k) {
12
             CValue += As[warpRow][k] * Bs[k][warpCol];
13
14
         C[warpRow] = CValue;
15
16
```

This kernel focuses on data reuse within the warp and minimizes synchronization overhead by structuring computations to align with warp execution. Each thread within a warp loads a single element of matrices A and B into the shared memory arrays As and Bs, respectively. The threads use their threadIdx.x and threadIdx.y to determine their column and row positions in the warp. After synchronizing the threads with __syncthreads(), each thread computes a partial sum of the dot product for its respective element in the resulting matrix C, iterating over the shared warp-size tiles.

Combining blocktiling and warptiling allows CUDA developers to harness GPU parallelism at multiple hierarchical levels. This ensures efficient allocation and usage of GPU resources, achieving high performance in computationally intensive tasks like matrix multiplication, approaching near-cuBLAS performance levels [13].

2.6 Register Blocking

Register Blocking is an optimization technique that utilizes the GPU's registers, the fastest accessible form of memory available to threads. By storing frequently accessed data directly in registers during computation, this method minimizes memory latency and maximizes computational throughput. Registers provide faster access than shared memory, allowing for faster computations and reduced reliance on slower memory hierarchies.

The article [14] describes an improved matrix multiplication algorithm for Fermi GPUs that employs Register Blocking. This algorithm intricately divides the computation across a grid of thread blocks (TBs), each dedicated to processing a 64×64 block of the output matrix C. This structured division is specifically designed to match the architecture of the Fermi GPU, allowing for an efficient distribution of computational tasks.

Within each thread block, the setup involves 16×16 threads, which collectively handle the entire 64×64 block. This configuration is critical as it ensures that each thread block is large enough to perform substantial computation but not so large as to cause excessive data management overhead or resource contention. Each thread computes elements within a 16×16 sub-block of the larger matrix, effectively utilizing the Fermi GPU's registers by limiting the number of elements each thread needs to handle simultaneously.

To facilitate this computation, the algorithm uses shared memory by first loading 64×16 elements of matrix A and 16×64 elements of matrix B into it. This use of shared memory is strategic—it serves as a staging area that reduces the frequency and volume of slower global memory accesses. Once in shared memory, subsets of this data—specifically, four elements from matrix A and four from matrix B are loaded into the registers of each thread.

By having each thread load a total of eight elements into registers, the algorithm minimizes the need for memory accesses during the core phase of matrix multiplication, which involves numerous operations. This efficient register utilization not only speeds up individual computations, but also significantly enhances overall kernel performance by reducing the overhead associated with memory accesses. Moreover, the organization of data loading and computation allows for coalesced writes back to global memory, which are optimized for memory bandwidth and reduce the overall execution time of the kernel [14].

2.7 Tensor Cores Utilization

Tensor Cores are programmed using the CUDA WMMA API, which allows for the efficient execution of mixed-precision GEMM (General Matrix to Matrix Multiplication) operations. Below is an example that demonstrates the use of WMMA for performing a simple matrix multiplication using Tensor Cores.

```
#include <mma.h>
1
2
     using namespace nvcuda;
     __global__ <mark>void</mark> wmma_example(half *a, half *b, <mark>float</mark> *c, <mark>int</mark> M, <mark>int</mark> N, int K) {
4
          // Define the fragments
         wmma::fragment<wmma::matrix_a, 16, 16, 16, half, wmma::col_major> a_frag;
         wmma::fragment<wmma::matrix_b, 16, 16, 16, half, wmma::col_major> b_frag;
         wmma::fragment<wmma::accumulator, 16, 16, 16, float> c_frag;
          // Initialize the output to zero
10
          wmma::fill_fragment(c_frag, 0.0f);
11
12
          // Load the inputs
13
          wmma::load_matrix_sync(a_frag, a, M);
14
          wmma::load_matrix_sync(b_frag, b, K);
15
16
          // Perform the matrix multiplication
17
          wmma::mma_sync(c_frag, a_frag, b_frag, c_frag);
18
19
20
          // Store the output
21
          wmma::store_matrix_sync(c, c_frag, M, wmma::mem_col_major);
22
```

This kernel performs the matrix multiplication of two input matrices A and B, both of size 16×16 , using Tensor Cores and stores the result in matrix C. Each element of matrices A and B is a half-precision floating-point number (half), while the elements of matrix C are single-precision floating-point numbers (float).

The WMMA API is designed to work with fragments of the matrices. A fragment is a data structure that holds a portion of a matrix tile that Tensor Cores can compute on. For the matrices in this case, we utilize 16 × 16 segments. The functions wmma::load_matrix_sync, wmma::mma_sync, and wmma::store_matrix_sync allow you to load data into fragments, execute the matrix multiply-accumulate operation, and store the result back into memory.

Tensor Cores significantly speed up matrix computations, but because they utilise half-precision inputs, they present certain issues, especially with precision. Significant rounding mistakes may result from this, particularly in situations where high numerical accuracy is required. However, methods such

as mixed precision programming, which combines half- and full precisions to balance accuracy and performance, and precision refinement can help to reduce these inaccuracies [8].

2.8 Autotuning

Autotuning is a technique that optimizes block sizes and grid dimensions to maximize computational efficiency and resource utilization. The size and dimension of blocks per grid and threads per block are important factors in kernel's performance.

While selecting the parameters for the execution configuration should be done simultaneously, there are some general guidelines that can be applied to each parameter separately. The main goal is to keep the entire GPU occupied while selecting the first execution configuration parameter, which is the number of blocks per grid, or grid size. For each multiprocessor to have at least one block to execute, the number of blocks in a grid must exceed the number of multiprocessors.

Additionally, each multiprocessor should have numerous active blocks so that the hardware can be kept occupied by blocks that aren't waiting for a synchronization.

To help with coalescing and prevent wasting computation on under-populated warps, the number of threads per block should be a multiple of the warp size. Only when there are several concurrent blocks per multiprocessor should a minimum of 64 threads per block be employed. A decent place to start when experimenting with varied block sizes is between 128 and 256 threads per block. If latency is an issue for a multiprocessor, use multiple smaller thread blocks instead of one larger one. Kernels that call __syncthreads() regularly will especially benefit from this.[5].

Chapter 3

Implementation

This chapter is dedicated to the implementation of kernels that utilize all the techniques and strategies listed in the previous chapter. The goal is to implement optimizations for both matrix multiplication and transposition in the TNL project. The following kernels have been developed and optimized.

Dense Matrix Multiplication

- **Kernel 1.1:** Implemented in TNL the authors's involvement in this project.
- Kernel 1.2: Optimizes linear thread index calculations for efficient shared memory access.
- **Kernel 1.3:** Utilizes 2D shared memory arrays to improve memory access patterns during matrix multiplication.
- **Kernel 1.4:** Implements a tile-based approach with two-dimensional shared memory arrays for matrix multiplication.
- **Kernel 1.5:** Identical with Kernel 1.4 but includes padding within shared memory to minimize bank conflicts and further enhance performance.
- Kernel 1.6: Employs Register Blocking technique.

Dense Matrix Transpostion

- **Kernel 2.1:** Implemented in TNL before my involvement in this project.
- **Kernel 2.2:** Combines aligned and non-aligned strategies for matrix transposition into a single kernel, using a dynamic selection mechanism based on matrix dimension alignment.
- **Kernel 2.3:** Consolidates matrix transposition into one kernel with an extra column in shared memory configuration to avoid bank conflicts, applicable for both row-major and column-major formats.
- **Kernel 2.4:** Enhances Kernel 2.3 by enabling in-place transposition, specifically optimized for square matrices to save memory space.

We will explore the implementation specifics of each kernel using a profiling tool.

3.1 Profiling

NVIDIA's nvprof command-line profiler was used to collect comprehensive performance data of the kernels implemented below. With *nvprof* is possible to gather a wide range of performance measures, such as hardware utilization efficiencies and memory operations.

The test matrix configurations were chosen with care to assess the GPU kernels in a variety of circumstances:

- Square Matrices: Sizes like 128 × 128 to 1024 × 1024 test the kernels under conditions where memory access patterns are optimal and computation is uniform across dimensions.
- Rectangular Matrices with More Rows than Columns: These matrices (e.g., 1024 × 512) assess the kernels' efficiency in handling scenarios where the aspect ratio favors more rows, posing challenges in parallelization and memory access.
- Rectangular Matrices with More Columns than Rows: Configurations such as 512 × 1024 examine performance under conditions where the aspect ratio favors more columns, which can stress different aspects of memory bandwidth and computational distribution.

These configurations provide thorough understanding of the behaviour of the kernels across common use cases, offering a solid foundation for application deployment and optimization.

The environment for all profiling measurements was provided by the Faculty of Nuclear Sciences and Physical Engineering at CTU in Prague. Detailed specifications of the system used are listed in the table below.

System Component	Specification
Hostname	gp1.fjfi.cvut.cz
CPU	2x Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz
Cores	8 cores
CPU Cache	20480 KB
RAM	125 Gi
GPU	Quadro P6000, 24576 MiB

Table 3.1: System specifications for GP1

3.1.1 Performance Metrics

The following table details the GPU performance metrics collected using NVIDIA's nvprof tool. The metrics provide insights into various aspects of GPU performance and efficiency. Each metric is explained briefly to facilitate understanding of its impact on the GPU's performance.

Metric	Description		
Instructions per Warp	Average number of instructions executed per		
	warp.		
Global Load Throughput (GB/s)	Rate at which data is read from global memory.		
Global Store Throughput (GB/s)	Rate at which data is written to global memory.		
SM Load Trans. Per Req.	Average number of transactions per request from		
	a Streaming Multiprocessor to load data.		
SM Store Trans. Per Req.	Average number of transactions per request from		
	a Streaming Multiprocessor to store data.		
Warp Execution Efficiency (%)	Percentage of warps that are eligible for execu-		
	tion vs. those stalled.		
Issued IPC	Instructions per cycle issued to the GPU. Indi-		
	cates how well the SMs are being utilized.		
Achieved Occupancy	Ratio of active warps to the maximum number of		
	warps supported per SM.		
SM Utilization	General indication of the activity level of the		
	Streaming Multiprocessors.		
DRAM Read Throughput (GB/s)	Rate at which data is read from the Dynamic Ran-		
	dom Access Memory (DRAM).		
DRAM Write Throughput (GB/s)	Rate at which data is written to the Dynamic Ran-		
	dom Access Memory (DRAM).		

Table 3.2: GPU Performance Metrics and Their Descriptions

3.2 Dense Matrix Multiplication

3.2.1 Kernel 1.1

The first kernel, which was already implemented in TNL, employs key optimization features to achieve efficient matrix multiplication on GPUs. It starts by allocating 1D shared memory tiles designated for matrixA and matrixB, as well as for the resultant matrixC tile. Each tile is defined by a dimension tileDim, which specifies the size of the square submatrix each tile represents.

```
// Shared memory tiles for matrix A, B, and C
shared RealType tileA[ tileDim * tileDim ];
shared RealType tileB[ tileDim * tileDim ];
shared RealType tileC[ tileDim * tileDim ];
```

Tile tileC is initialized to zero, ensuring a clean state for accumulation across all its elements. The initialization is performed efficiently using a loop that increments by a block size specific to the rows, tileRowBlockSize, allowing each thread to handle a specific element in the tile.

```
// Initialize the result tile to zero

for( IndexType row = 0; row < tileDim; row += tileRowBlockSize )

tileC[ ( row + threadIdx.y ) * tileDim + threadIdx.x ] = 0.0;
```

Next, the coordinates for the result tile are computed based on the grid and block indices.

```
// Compute the result tile coordinates

const IndexType resultTileRow = ( gridIdx_y * gridDim.y + blockIdx.y ) * tileDim;

const IndexType resultTileColumn = ( gridIdx_x * gridDim.x + blockIdx.x ) * tileDim;
```

The kernel then iteratively loads matrixA and matrixB tiles into shared memory and computes the dot product for each element in the result tile.

```
// Sum over the matrix tiles
1
2
     for( IndexType i = 0; i < matrixAColumns; i += tileDim ) {</pre>
         for( IndexType row = 0; row < tileDim; row += tileRowBlockSize ) {</pre>
3
             if( matrixARow < matrixARows && matrixAColumn < matrixAColumns )</pre>
5
                  tileA[ ( threadIdx.y + row ) * tileDim + threadIdx.x ] = matrixA( matrixARow, matrixAColumn );
6
             if( matrixBRow < matrixBRows && matrixBColumn < matrixBColumns )</pre>
                  tileB[ ( threadIdx.y + row ) * tileDim + threadIdx.x ] = matrixB( matrixBRow, matrixBColumn );
10
          svncthreads():
11
12
```

In the provided code snippet above, the loop variable i indexes across the columns of matrixA and the rows of matrixB, advancing by tileDim with each iteration to cover all necessary segments of the matrices for the multiplication.

Finally, the computed tile is written back to the global memory result matrix.

```
// Write the result tile to the result matrix

for( IndexType row = 0; row < tileDim; row += tileRowBlockSize ) {
    const IndexType matrixCRow = resultTileRow + row + threadIdx.y;
    const IndexType matrixCColumn = resultTileColumn + threadIdx.x;
    if( matrixCRow < matrixCRows && matrixCColumn < matrixCColumns )
        resultMatrix( matrixCRow, matrixCColumn ) = tileC[ ( row + threadIdx.y ) * tileDim + threadIdx.x ];
}
```

The kernel efficiently leverages 1D shared memory and optimized indexing to accelerate matrix multiplication on GPUs, achieving high performance.

3.2.2 Kernel 1.2

In the optimization process for Kernel 1.2, the focus is on linear thread index calculation for more efficient access to elements in shared memory. Each thread calculates its linear index and then determines its row and column in the tile, simplifying indexing and increasing performance during data loading.

```
// Optimized index calculation
IndexType linearThreadIdx = threadIdx.y * blockDim.x + threadIdx.x;
row = linearThreadIdx / tileDim;
col = linearThreadIdx % tileDim;
```

This optimized calculation allows for direct mapping of threads to their respective elements in the tile, enhancing the data loading process from global to shared memory and thus speeding up the overall multiplication operation.

The following table summarizes the performance metrics, providing a comparative analysis with the percentage change from Kernel 1.1 to Kernel 1.2.

Metric	Kernel 1.1 (Avg)	Kernel 1.2 (Avg)	Change (%)
Instr. per Warp	4626.0	4311.1	- 6.80718
Global Load Thr. (GB/s)	127.80	132.90	+ 3.99061
Global Store Thr. (GB/s)	4.4548	4.6326	+ 3.9912
SM Load Trans. Per Req.	1.940085	2.000000	+ 3.08827
SM Store Trans. Per Req.	1.496247	1.984820	+ 32.6532
Warp Exec. Eff. (%)	100.00	100.00	-
Issued IPC	0.407371	0.393491	-3.40721
Achieved Occupancy	0.846299	0.846157	- 0.01678
SM Utilization	Low (2)	Low (2)	-
DRAM Read Thr. (GB/s)	8.9935	10.071	+ 11.9809
DRAM Write Thr. (GB/s)	1.1111	1.1635	+ 4.71605

Table 3.3: Comparative Performance Metrics and Percentage Increase (Kernel 1.1 vs Kernel 1.2)

The comparative analysis reveals significant improvements in memory handling efficiencies with Kernel 1.2, particularly in Global Load Throughput and DRAM Throughput. These enhancements indicate that Kernel 1.2 is more effective in handling memory-intensive operations.

3.2.3 Kernel 1.3

Kernel 1.3 introduces an optimization by 2D shared memory arrays for improved memory access patterns keeping the linear thread index calculation from Kernel 1.2. Instead of 1D arrays, this approach uses 2D for storing tiles of matrices in shared memory, allowing more efficient indexing within the matrix multiplication process. Shared memory tiles tileA, tileB, and tileC are initialized for matrices A, B, and the result respectively, with dimensions tileDim × tileDim.

```
// 2D shared memory usage

__shared__ RealType tileA[ tileDim ][ tileDim ];

__shared__ RealType tileB[ tileDim ][ tileDim ];

__shared__ RealType tileC[ tileDim ][ tileDim ]
```

By introducing 2D shared memory arrays, Kernel 1.3 enhances memory access efficiency, further optimizing matrix multiplication performance on GPUs. The table below compares the performance metrics.

Metric	Kernel 1.1 (Avg)	Kernel 1.3 (Avg)	Change (%)
Instr. per Warp	4626.0	4235.0	- 8.45223
Global Load Thr. (GB/s)	127.80	132.17	+ 3.41941
Global Store Thr. (GB/s)	4.4548	4.6071	+ 3.41878
SM Load Trans. Per Req.	1.940085	2.000000	+ 3.08827
SM Store Trans. Per Req.	1.496247	1.984820	+ 32.6532
Warp Exec. Eff. (%)	100.00	100.00	-
Issued IPC	0.407371	0.383543	- 5.84921
Achieved Occupancy	0.846299	0.846527	+ 0.02694
SM Utilization	Low (2)	Low (2)	-
DRAM Read Thr. (GB/s)	8.9935	8.9339	- 0.662701
DRAM Write Thr. (GB/s)	1.1111	1.1513	+ 3.61804

Table 3.4: Comparative Performance Metrics and Percentage Increase (Kernel 1.1 vs Kernel 1.3)

The adjustment in shared memory arrays along with the linear thread indexing from Kernel 1.2 increased the efficiency in Kernel 1.3 as evidenced by the enhanced Global Load and Store Throughputs. The structured use of 2D shared memory contributes to the noted increases in SM Load and Store Transactions per Request, reflecting a refined handling of data within GPU memory spaces.

3.2.4 Kernel 1.4

Kernel 1.4 implements a tile-based approach for matrix multiplication on GPUs, optimizing memory access and computational efficiency.

Firstly, 2D shared memory arrays, tileA and tileB, are declared to store portions of the input matrices A and B.

```
// Two-dimensional shared memory arrays

__shared__ RealType tileA[ tileDim ][ tileDim ];

__shared__ RealType tileB[ tileDim ][ tileDim ];
```

Secondly, instead of creating a separate shared memory tile, a local accumulator (CValue) is initialized to zero for each thread. This accumulator will hold the multiplication product results for the elements of the result matrix C that the thread is responsible for computing.

```
// Initialize the accumulator for C

RealType CValue = 0;
```

In the indexing calculation each thread computes its unique row and column indices relative to the overall matrix dimensions.

```
// Calculate thread and block indices
IndexType bx = blockIdx.x, by = blockIdx.y;
IndexType tx = threadIdx.x, ty = threadIdx.y;

// Calculate the row and column index
IndexType row = by * tileDim + ty;
IndexType col = bx * tileDim + tx;
```

Then, the tile-based computation loop follows. In the loading phase, threads collaboratively load elements from matrices A and B into tileA and tileB, including boundary checks. In the multiplication phase, each thread calculates the dot product of the corresponding elements in tileA and tileB, accumulating the results in CValue. Synchronization points are included as a barrier that ensures all threads have completed loading their respective elements into shared memory before proceeding.

```
// Loop over the tiles of the input matrices
2
     for (IndexType m = 0; m < (tileDim + matrixA.getColumns() - 1)/tileDim; ++m) {</pre>
        // Load A and B tiles into shared memory
        if (m * tileDim + tx < matrixA.getColumns() && row < matrixA.getRows())</pre>
              tileA[ty][tx] = matrixA(row, m * tileDim + tx);
5
6
              tileA[ty][tx] = 0.0;
        if (m * tileDim + ty < matrixB.getRows() && col < matrixB.getColumns())</pre>
              tileB[ty][tx] = matrixB(m * tileDim + ty, col);
10
        else
11
              tileB[ty][tx] = 0.0;
12
13
         _syncthreads();
14
15
        // Compute product for this tile
16
17
        for (IndexType k = 0; k < tileDim; ++k)
18
              CValue += tileA[ty][k] * tileB[k][tx];
19
20
         _syncthreads();
21
```

And finally, after completing all iterations, each thread writes its accumulated value, scaled by matrixMultiplicator, to the appropriate element in the result matrix C, provided the indices fall within the bounds of C.

```
// Write the result to the global memory

if (row < resultMatrix.getRows() && col < resultMatrix.getColumns())

resultMatrix(row, col) = CValue * matrixMultiplicator;
```

The fourth kernel efficiently employs a tile-based approach, leveraging 2D shared memory tiles and a local accumulator for optimized matrix multiplication on GPUs. The following table is for comparison.

Metric	Kernel 1.1 (Avg)	Kernel 1.4 (Avg)	Change (%)
Instr. per Warp	4626.0	2591.5	- 43.9797
Global Load Thr. (GB/s)	127.80	210.23	+ 64.4992
Global Store Thr. (GB/s)	4.4548	7.3284	+ 64.5057
SM Load Trans. Per Req.	1.940085	2.000000	+ 3.08827
SM Store Trans. Per Req.	1.496247	2.000000	+ 33.6678
Warp Exec. Eff. (%)	100.00	100.00	-
Issued IPC	0.407371	0.375813	- 7.74675
Achieved Occupancy	0.846299	0.840715	- 0.659814
SM Utilization	Low (2)	Low (3)	-
DRAM Read Thr. (GB/s)	8.9935	20.751	+ 130.733
DRAM Write Thr. (GB/s)	1.1111	1.8462	+ 66.1597

Table 3.5: Comparative Performance Metrics and Percentage Increase (Kernel 1.1 vs Kernel 1.4)

By utilizing tile-based computation and maintaining synchronization between threads, Kernel 1.4 significantly reduces Instructions per Warp indicating a more efficient execution strategy. Substantial increases in Global Load and Store Throughputs suggest improved memory bandwidth utilization. The most notable enhancement is in DRAM Read Throughput, emphasizing the kernel's capacity to manage large data volumes effectively.

3.2.5 Kernel 1.5

Kernel 1.5 builds on the tile-based approach of Kernel 1.4 by integrating padding in shared memory to reduce bank conflicts.

```
// Two-dimensional shared memory arrays with added padding
__shared__ RealType tileA[ tileDim ][ tileDim + 1];
__shared__ RealType tileB[ tileDim ][ tileDim + 1];
```

This version strategically employs an additional element in the second dimension of the tile arrays, improving memory access patterns among threads. This modification prevents simultaneous access to the same memory bank, thereby avoiding performance degradation due to serialization of memory operations. The table below compares the performance metrics.

Metric	Kernel 1.1 (Avg)	Kernel 1.5 (Avg)	Change (%)
Instr. per Warp	4626.0	2592.5	- 43.9581
Global Load Thr. (GB/s)	127.80	227.18	+ 77.7621
Global Store Thr. (GB/s)	4.4548	7.9193	+ 77.77
SM Load Trans. Per Req.	1.940085	1.500000	- 22.6838
SM Store Trans. Per Req.	1.496247	2.000000	+ 33.6678
Warp Exec. Eff. (%)	100.00	100.00	-
Issued IPC	0.407371	0.406589	- 0.191963
Achieved Occupancy	0.846299	0.839794	- 0.768641
SM Utilization	Low (2)	Low (2)	-
DRAM Read Thr. (GB/s)	8.9935	22.791	+ 153.416
DRAM Write Thr. (GB/s)	1.1111	1.9788	+ 78.0938

Table 3.6: Comparative Performance Metrics and Percentage Increase (Kernel 1.1 vs Kernel 1.5)

The performance metrics demonstrate substantial improvements from the previous Kernel 1.4, with notable reductions in shared memory load transactions per request and significant increases in global memory load throughput. The overall performance improvement is evident, indicating the effectiveness of the added padding strategy in optimizing memory access patterns and computational efficiency.

3.2.6 Kernel 1.6

Kernel 1.6 employs register blocking technique with inspiration from the previously discussed article [14]. The kernel begins by setting up the thread block and grid dimensions, and initializing 2D shared memory arrays with padding to prevent bank conflicts.

```
// Shared memory for submatrices of A and B
__shared__ RealType sharedA[ 64 ][ 16 + 1 ];
__shared__ RealType sharedB[ 16 ][ 64 + 1 ];

// Each thread computes a 4x4 block of the result matrix
IndexType row = blockIdx.y * 64 + threadIdx.y * 4;
IndexType col = blockIdx.x * 64 + threadIdx.x * 4;

// Local storage for the result of a 4x4 block
RealType CValue[ 4 ][ 4 ] = { 0 };
```

Then, each thread loads a 4×4 block of the resulting matrix, utilizing shared memory effectively to enhance data access speed. One of the key optimizations in Kernel 1.6 is the precomputation of tile numbers and boundary conditions. By calculating numTiles, the kernel determines how many iterations are required to cover all data in matrix A and B, minimizing out-of-bounds checks during execution. Similarly, maxARow and maxBCol ensure that threads do not attempt to load or compute beyond the actual dimensions of the matrices involved, which is critical for handling matrices that are not perfectly divisible by the block size.

```
// Precompute the number of tiles
const IndexType numTiles = ( matrixAColumns + 15 ) / 16;

// Precompute the maximum valid iterations for aRow and bCol
```

```
IndexType maxARow = min( 4, matrixARows - row );
5
     IndexType maxBCol = min( 4, matrixBColumns - col );
6
     // Iterate through each tile
     for( IndexType m = 0; m < numTiles; ++m ) {</pre>
9
         IndexType aCol = m * 16 + threadIdx.x;
10
         IndexType bRow = m * 16 + threadIdx.y;
11
12
13
         // Load valid data from global memory into shared memory for matrix A
         if( aCol < matrixAColumns ) {</pre>
14
15
              for( IndexType i = 0; i < maxARow; ++i ) {</pre>
                  IndexType aRow = row + i;
16
                  sharedA[ threadIdx.x ][ threadIdx.y * 4 + i ] = AValues[ aCol * matrixARows + aRow ];
17
18
19
               for( IndexType i = maxARow; i < 4; ++i ) {</pre>
20
21
                  sharedA[ threadIdx.x ][ threadIdx.y * 4 + i ] = 0.0;
22
23
         }
24
         else {
25
     #pragma unroll
              for( IndexType i = 0; i < 4; ++i ) {
26
                  sharedA[ threadIdx.x ][ threadIdx.y * 4 + i ] = 0.0;
27
              }
28
         }
29
30
         // Load valid data from global memory into shared memory for matrix B
31
         if( bRow < matrixBRows ) {</pre>
32
              for( IndexType i = 0; i < maxBCol; ++i ) {
33
                  IndexType bCol = col + i;
34
                  sharedB[ threadIdx.x * 4 + i ][ threadIdx.y ] = BValues[ bCol * matrixBRows + bRow ];
35
              }
36
37
              for( IndexType i = maxBCol; i < 4; ++i ) {</pre>
38
                  sharedB[ threadIdx.x * 4 + i ][ threadIdx.y ] = 0.0;
40
41
42
         else {
     #pragma unroll
43
              for( IndexType i = 0; i < 4; ++i ) {
44
                  sharedB[ threadIdx.x * 4 + i ][ threadIdx.y ] = 0.0;
45
46
47
48
          __syncthreads();
49
```

For matrix A, each thread loads a column of 4 elements into the sharedA array. If the column index exceeds the matrix bounds, the thread sets those elements to zero. For matrix B, each thread loads a row of 4 elements into the sharedB array, with similar boundary checks and zero-padding.

Once the necessary data is in shared memory, each thread first loads the data into registers for increased speed. Each thread uses 8 registers to temporarily store 4 elements from sharedA and 4 elements from sharedB. After loading the data into registers, the threads perform the multiplication operation. The results of these multiplications are accumulated in CValue.

```
// Compute the matrix multiplication for this tile
    for( IndexType k = 0; k < 16; ++k ) {
2
         RealType regA[ 4 ], regB[ 4 ];
3
4
         for( IndexType i = 0; i < 4; ++i ) {
             regA[ i ] = sharedA[ threadIdx.y * 4 + i ][ k ];
             regB[ i ] = sharedB[ k ][ threadIdx.x * 4 + i ];
         for( IndexType i = 0; i < 4; ++i ) {
             for( IndexType j = 0; j < 4; ++j ) {
                 CValue[ i ][ j ] += regA[ i ] * regB[ j ] * matrixMultiplicator;
10
11
12
          }
13
```

Finally, the computed results are stored back to the result matrix using coalesced writes to optimize memory bandwidth usage.

```
// Store the result into the result matrix
for( IndexType i = 0; i < maxARow; ++i ) {
    for( IndexType j = 0; j < maxBCol; ++j ) {
        IndexType cRow = row + i;
        IndexType cCol = col + j;

        IndexType index = cCol * matrixARows + cRow;
        resultValues[ index ] = CValue[ i ][ j ];
}
</pre>
```

The performance of Kernel 1.6 is profiled in the table below.

Metric	Kernel 1.1 (Avg)	Kernel 1.6 (Avg)	Change (%)
Instr. per Warp	4626.0	24903	+ 438.327
Global Load Thr. (GB/s)	127.80	47.254	- 63.025
Global Store Thr. (GB/s)	4.4548	4.3926	- 1.39625
SM Load Trans. Per Req.	1.940085	4.500000	+ 131.949
SM Store Trans. Per Req.	1.496247	5.000000	+ 234.169
Warp Exec. Eff. (%)	100.00	100.00	-
Issued IPC	0.407371	0.158391	- 61.1187
Achieved Occupancy	0.846299	0.253719	- 70.0202
SM Utilization	Low (2)	Low (1)	-
DRAM Read Thr. (GB/s)	8.9935	2.7453	- 69.4746
DRAM Write Thr. (GB/s)	1.1111	1.5252	+ 37.2694

Table 3.7: Comparative Performance Metrics and Percentage Increase (Kernel 1.1 vs Kernel 1.6)

The performance profiling between Kernel 1.1 and Kernel 1.6 clearly demonstrates the impact of the enhanced register use. The dramatic increase in Instructions per Warp indicates a higher computational complexity per warp. Despite this, there are significant declines in Global Load Throughput and DRAM Read Throughput, suggesting that the kernel's intense computational focus may compromise memory access efficiency.

3.3 Dense Matrix Transposition

3.3.1 OutOfPlace Transposition

3.3.1.1 Kernel 2.1

The Kernel 2.1, which was already implemented in TNL, is segmented into aligned and non-aligned versions. The choice between the use of these implementations is determined by the matrix alignment needs, with each version tailored to optimize specific scenarios in matrix transposition operations. Both kernels leverage the same fundamental structure but differ in how they handle memory accesses.

Each kernel begins by allocating a 1D shared memory tile to store a sub-matrix of the input. This enables efficient reuse of data, reducing global memory accesses.

```
// Shared memory tile for the input matrix
__shared__ Real tile[ tileDim * tileDim ];
```

To ensure coalesced memory access, the kernels map blocks diagonally, adjusting the block indices (blockIdx_x and blockIdx_y) based on whether the matrix is square or rectangular.

```
// Diagonal mapping of the CUDA blocks
Index blockIdx_x, blockIdx_y;
if( columns == rows ) {
    blockIdx_y = blockIdx.x;
    blockIdx_x = ( blockIdx.x + blockIdx_y ) % gridDim.x;
} else {
    Index bID = blockIdx.x + gridDim.x * blockIdx.y;
    blockIdx_y = bID % gridDim.y;
    blockIdx_x = ( ( bID / gridDim.y ) + blockIdx_y ) % gridDim.x;
}
```

The tiles of the input matrix are loaded into shared memory in blocks of tileRowBlockSize rows, enabling efficient reading from the input matrix.

```
// Read the tile to the shared memory
const Index readRowPosition = ( gridIdx_y * gridDim.y + blockIdx_y ) * tileDim + threadIdx.y;
const Index readColumnPosition = ( gridIdx_x * gridDim.x + blockIdx_x ) * tileDim + threadIdx.x;
for( Index rowBlock = 0; rowBlock < tileDim; rowBlock += tileRowBlockSize ) {
    tile[ Backend::getInterleaving( threadIdx.x * tileDim + threadIdx.y + rowBlock ) ] =
    inputMatrix( readRowPosition + rowBlock, readColumnPosition );
}</pre>
```

The differences between the two kernels appear in how each reads and writes tiles based on alignment. In the aligned kernel, the tile is read directly into shared memory assuming aligned access.

```
for (Index rowBlock = 0; rowBlock < tileDim; rowBlock += tileRowBlockSize) {
    tile[Backend::getInterleaving(threadIdx.x * tileDim + threadIdx.y + rowBlock)] =
        inputMatrix(readRowPosition + rowBlock, readColumnPosition);
}</pre>
```

However, in the non-aligned kernel, additional checks are performed for non-aligned memory access.

In writing back to global memory, the non-aligned kernel ensures non-aligned writes are valid.

Despite these differences in handling memory access patterns, both implementations aim to optimize the transposition of matrices efficiently on GPUs by utilizing shared memory and structured data access patterns.

3.3.1.2 Kernel 2.2

The Kernel 2.2 combines the approaches of the aligned and the non-aligned transposition kernels listed above. The optimized approach uses a boolean parameter - isAligned to dynamically select the appropriate transposition strategy based on the alignment of the matrix dimensions with the tile size. This flexibility allows the kernel to handle both cases without the need for separate kernels. This is achieved by conditional checks within the memory access patterns, ensuring that only valid memory locations are read from or written to, thus avoiding out-of-bounds memory access and ensuring the integrity of the transposition process.

```
// Read the tile to the shared memory
     const Index readRowPosition = ( gridIdx_y * gridDim.y + blockIdx_y ) * tileDim + threadIdx.y;
     const Index readColumnPosition = ( gridIdx_x * gridDim.x + blockIdx_x ) * tileDim + threadIdx.x;
     if( isAligned || readColumnPosition < columns ) {</pre>
         for( Index rowBlock = 0; rowBlock < tileDim; rowBlock += tileRowBlockSize ) {</pre>
5
             if( isAligned || ( readRowPosition + rowBlock < rows ) ) {</pre>
6
             tile[ Backend::getInterleaving( threadIdx.x * tileDim + threadIdx.y + rowBlock ) ] =
                 inputMatrix( readRowPosition + rowBlock, readColumnPosition );
8
9
         }
10
11
12
     __syncthreads();
13
     // Write the tile to the global memory
14
     const Index writeRowPosition = ( gridIdx_x * gridDim.x + blockIdx_x ) * tileDim + threadIdx.y;
15
     const Index writeColumnPosition = ( gridIdx_y * gridDim.y + blockIdx_y ) * tileDim + threadIdx.x;
16
     if( isAligned || writeColumnPosition < rows ) {</pre>
17
         for( Index rowBlock = 0; rowBlock < tileDim; rowBlock += tileRowBlockSize ) {</pre>
18
```

The following table provides a detailed comparison of the performance metrics between Kernel 2.1 and Kernel 2.2. The values presented in the table for Kernel 2.1 are computed as averages between the aligned and non-aligned transposition strategies from earlier kernels.

Metric	Kernel 2.1 (Avg)	Kernel 2.2 (Avg)	Change (%)
Instr. per Warp	161.259375	168.161458	+ 4.28011
Global Load Thr. (GB/s)	226.185	237.51	+ 5.00696
Global Store Thr. (GB/s)	226.185	237.51	+ 5.00696
SM Load Trans. per Req.	1.996032	2.000000	+ 0.198794
SM Store Trans. per Req.	1.988281	1.998677	+ 0.522864
Warp Exec. Eff. (%)	99.71	99.89	+ 0.180524
Issued IPC	0.255455	0.285753	+ 11.8604
Achieved Occupancy	0.716286	0.645097	- 9.93863
SM Utilization	Low (1)	Low (1)	-
DRAM Read Thr. (GB/s)	88.771	87.755	- 1.14452
DRAM Write Thr. (GB/s)	86.960	84.177	- 3.20032

Table 3.8: Comparative Performance Metrics and Percentage Increase (Kernel 2.1 vs Kernel 2.2)

The analysis shows that Kernel 2.2 improves on several key performance metrics, such as Global Load and Store Throughputs and Issued IPC, indicating better computational efficiency and faster memory operations. However, the decline in Achieved Occupancy and DRAM Throughputs could reflect the kernel's increased complexity, which potentially impacts its overall memory efficiency and resource utilization.

3.3.1.3 Kernel 2.3

Kernel 2.3 introduces a highly optimized approach to matrix transposition.

A tile of shared memory is declared with dimensions tileDim x (tileDim + 1). The extra column in the declaration (tileDim + 1) is used to avoid shared memory bank conflicts, which can significantly degrade performance due to serialization of memory accesses.

```
__shared__ Real tile[ tileDim ][ tileDim + 1 ];
```

By using shared memory effectively, the kernel minimizes the slow global memory accesses, thus speeding up the transposition process.

The kernel retrieves the number of columns and rows from the input matrix to ensure that threads do not attempt to access out-of-bounds elements. The direct mapping of thread indices to shared memory locations for loading and writing eliminated the need for complex indexing calculations. Each

thread calculates its corresponding row and column in the input matrix, scales the matrix element by matrixMultiplicator, and stores it in the shared memory tile.

```
const Index matrixColumns = inputMatrix.getColumns();
const Index matrixRows = inputMatrix.getRows();

Index row = blockIdx.y * tileDim + threadIdx.y;
Index col = blockIdx.x * tileDim + threadIdx.x;

if( row < matrixRows && col < matrixColumns ) {
    tile[ threadIdx.y ][ threadIdx.x ] = inputMatrix( row, col ) * matrixMultiplicator;
}

__syncthreads();</pre>
```

The __syncthreads() function is called to ensure that all threads have completed their reads and writes to shared memory before proceeding to write back to the result matrix. After that, the threads use transposed indices (swapping blockIdx.x with blockIdx.y) to write the transposed and scaled elements back to the result matrix.

```
// Adjust writing based on result matrix organization
row = blockIdx.x * tileDim + threadIdx.y;
col = blockIdx.y * tileDim + threadIdx.x;

if( row < matrixColumns && col < matrixRows ) {
    resultMatrix( row, col ) = tile[ threadIdx.x ][ threadIdx.y];
}</pre>
```

Conditional checks for row and col ensure that the kernel does not perform out-of-bounds memory accesses, which could lead to incorrect results and possible crashes.

This implementation reduces the size of the kernel, improving readability and maintainability while maintaining robust performance and flexibility. The performance can be observed in the table below.

Metric	Kernel 2.1 (Avg)	Kernel 2.3 (Avg)	Change (%)
Instr. per Warp	161.259375	39.299805	- 75.6294
Global Load Thr. (GB/s)	226.185	329.33	+ 45.6021
Global Store Thr. (GB/s)	226.185	164.66	- 27.2012
SM Load Trans. per Req.	1.996032	2.000000	+ 0.19880
SM Store Trans. per Req.	1.988281	1.123047	- 43.5167
Warp Exec. Eff. (%)	99.71	99.97	+ 0.260756
Issued IPC	0.255455	0.799932	+ 213.14
Achieved Occupancy	0.716286	0.761484	+ 6.31005
SM Utilization	Low (1)	Low (1)	-
DRAM Read Thr. (GB/s)	88.771	79.054	- 10.9461
DRAM Write Thr. (GB/s)	86.960	77.767	- 10.5715

Table 3.9: Comparative Performance Metrics and Percentage Increase (Kernel 2.1 vs Kernel 2.3)

The significant reduction in Instructions per Warp showcases the simplicity and efficiency of Kernel 2.3. The increase in Global Load Throughput reflects the kernel's enhanced capability to access memory

faster. Additionally, a notable surge in Issued IPC indicates that kernel 2.3 can execute significantly more instructions per cycle.

3.3.2 InPlace Transposition

3.3.2.1 Kernel 2.4

Kernel 2.4 builds upon the approach utilized in Kernel 2.3, employing a shared memory tile to facilitate matrix transposition. The primary enhancement in Kernel 2.4 is its capability to transpose matrices in-place, specifically designed for square matrices, thus eliminating the need for additional storage space required by out-of-place methods.

The significant difference between Kernel 2.4 and Kernel 2.3 lies in how the transposed data is written back. Instead of writing to a separate output matrix, Kernel 2.4 writes the data back into the original matrix, enabling in-place transposition.

```
__shared__ Real tile[ tileDim ][ tileDim + 1 ];
2
     Index xIndex = blockIdx.x * tileDim + threadIdx.x;
    Index yIndex = blockIdx.y * tileDim + threadIdx.y;
     if( xIndex < matrixColumns && yIndex < matrixRows ) {</pre>
6
         tile[ threadIdx.y ][ threadIdx.x ] = matrix( yIndex, xIndex ) * matrixMultiplicator;
8
    __syncthreads();
10
11
    // The indices for writing back are transposed
12
    xIndex = blockIdx.y * tileDim + threadIdx.x;
13
     yIndex = blockIdx.x * tileDim + threadIdx.y;
14
15
    if( xIndex < matrixRows && yIndex < matrixColumns ) {</pre>
16
         matrix( yIndex, xIndex ) = tile[ threadIdx.x ][ threadIdx.y ];
17
18
```

This adaptation to write back transposed data directly into the input matrix is what allows Kernel 2.4 to operate in-place, which improves the memory efficiency when dealing with large matrices. However, it is restricted to square matrices to maintain the integrity of the row and column dimensions post-transposition.

Metric	Kernel 2.1 (Avg)	Kernel 2.4 (Avg)	Change (%)
Instr. per Warp	161.259375	45.000000	- 72.0946
Global Load Thr. (GB/s)	226.185	314.06	+ 38.8509
Global Store Thr. (GB/s)	226.185	157.03	- 30.5745
SM Load Trans. per Req.	1.996032	2.000000	+ 0.19880
SM Store Trans. per Req.	1.988281	2.000000	+ 0.58940
Warp Exec. Eff. (%)	99.71	100.0	+ 0.290843
Issued IPC	0.255455	0.398982	+ 56.1848
Achieved Occupancy	0.716286	0.632813	- 11.6536
SM Utilization	Low (1)	Low (1)	-
DRAM Read Thr. (GB/s)	88.771	49.225	- 44.5483
DRAM Write Thr. (GB/s)	86.960	72.069	- 17.1240

Table 3.10: Comparative Performance Metrics and Percentage Increase (Kernel 2.1 vs Kernel 2.4)

Kernel 2.4 retains the simplicity of Kernel 2.3, evidenced by a 72% reduction in Instructions per Warp. This kernel also sees a notable improvement in Global Load Throughput, enhancing its ability to access memory more quickly and efficiently.

Chapter 4

Testing and Benchmarks

4.1 Testing

4.1.1 Roofline model

The Roofline model is a powerful tool for performance analysis, providing a visual representation of the performance limits of a given hardware architecture. It helps in identifying whether a kernel's performance is constrained by the computational capabilities (compute-bound) or by the memory transfer speeds (memory-bound) of the system. The model plots operational intensity (operations per byte of memory traffic) against performance (operations per second), allowing identification of bottlenecks and areas for optimization [19].

For this analysis, we used the Quadro P6000 GPU described in Table 3.1. The GPU has a peak performance of 8.9 TFLOPs and a memory bandwidth of 432 GB/s. The Roofline model was constructed by plotting the performance and computational intensity of the multiplication and transposition kernels.

To understand the Roofline model, it is essential to comprehend the key metrics used in the analysis. Table 4.1 summarizes these metrics and their descriptions.

Metric	Description
FLOPs	Number of floating-point operations performed,
	including all types of floating-point operations
	such as add, multiply, and FMA (fused multiply-
	add).
Total Bytes Moved (Bytes)	Total number of bytes read and written during the
	execution.
Operational Intensity (FLOPs/Bytes)	Ratio of floating-point operations to the total
	number of bytes moved. It indicates the compu-
	tational intensity of the kernel.

Table 4.1: GPU Performance Metrics and Their Descriptions

4.1.1.1 Performance Metrics for Multiplication Kernels

Table 4.2 summarizes the performance metrics for the multiplication kernels. These metrics provide insights into the efficiency and computational intensity of each kernel.

Metric	Kernel 1.1	Kernel 1.2	Kernel 1.3	Kernel 1.4	Kernel 1.5	Kernel 1.6
FLOPs	631428437	618397696	618397696	53712486	417432258	625475584
Bytes	32556419	34807468	31419641	1068275	44893557	13954115
FLOPs/Bytes	19.39490	17.76624	19.68188	50.27964	9.29827	44.82373

Table 4.2: Performance Metrics for Roofline Model (Multiplication Kernels)

The following graph 4.1 illustrates the Roofline model for the dense matrix multiplication kernels, where each kernel is represented by a distinct point. The memory bound line represents the maximum performance limited by the memory bandwidth of the GPU. A kernel is considered optimized when it approaches this line, showing that it is efficiently utilizing the available memory bandwidth.




Figure 4.1: Roofline Model for Multiplication Kernels

The roofline model for multiplication kernels shows they have high operational intensities and are mostly compute-bound, effectively utilizing the GPU's peak performance. Kernels 1.1, 1.2, 1.3, and 1.4 reach performance levels close to the GPU's computational limits, indicating efficient use of the hardware's processing power.

4.1.1.2 Performance Metrics for Transposition Kernels

Similarly, Table 4.3 summarizes the performance metrics for the transposition kernels. These metrics help in understanding the efficiency and computational intensity of each kernel in the context of matrix transposition operations.

Metric	Kernel 2.1	Kernel 2.2	Kernel 2.3	Kernel 2.4
FLOPs	417382	354304	216064	314456
Bytes	10503660	8207226	3292400	3846542
FLOPs/Bytes	0.03974	0.04317	0.06563	0.01561

Table 4.3: Performance Metrics for Roofline Model (Transposition Kernels)

Figure 4.2 presents the Roofline model for the dense matrix transposition kernels.




Figure 4.2: Roofline Model for Transposition Kernels

The transposition kernels, although lower in operational intensity, are well-optimized for their purpose. Kernels 2.1, 2.2, 2.3, and 2.4 fall within acceptable performance ranges, indicating that their memory-bound nature is expected and well-handled.

4.1.2 UnitTests

With the aid of the GoogleTest library, which is extensively utilized in the TNL extension, unit tests were created to confirm the accuracy of the implementation. These tests covered matrix multiplication and transposition across different matrix types and memory organizations. The following scenarios were tested:

- Multiplication with Identity Matrix to ensure that the original matrix is returned.
- Empty Matrices to ensure that the operations return an empty matrix.
- Multiplication with Zero Matrix to confirm that any matrix multiplied by a zero matrix returns a zero matrix.

- **Single-Element Matrices** to ensure that the operations return the same matrix.
- Single-Row or Single-Column Matrices to ensure the correct handling of one-dimensional matrices.
- Transposition States in Matrix Multiplication to ensure computational correctness in all transposition states (none, transposing the first matrix, the second matrix, or both).
- Small and Large Matrices to test computational correctness and efficiency.

Each matrix type was tested for both row-major and column-major layout to verify that all cases are handled correctly under different conditions. The tests can now be run as part of the library compilation because they were incorporated into TNL.

4.1.3 Utilizing Norms

A structure denseMatricesResult was defined to hold the benchmark outcomes of operations on dense matrices of our benchmark libraries listed in the following section. The structure is templated on the real number type, device type (e.g., CPU, GPU), and index type to ensure flexibility across different computational environments.

```
// Compute and append differences for each benchmark result

for( const auto& benchmarkMatrix : benchmarkResults ) {

    // Check if dimensions match

    auto diff = referenceResult.getValues() - benchmarkMatrix.getValues();

    elements << TNL::maxNorm( abs( diff ) ) << TNL::12Norm( diff );

}
```

The results include detailed comparisons between the reference implementation and the benchmark libraries. Differences are calculated using TNL::maxNorm and TNL::L2Norm for accuracy assessments. All the implemented kernels have been tested through this method and all of them performed well.

4.2 Benchmarks

4.2.1 Benchmark Setup

The benchmark is designed to assess the performance of dense matrix multiplication and transposition, dynamically adapting to different computational environments.

The implementation utilizes template programming to handle various data types and index sizes, which enhances the flexibility and reusability of the code. The primary template parameters are defined for the data type (Real) and matrix indices (Index).

```
template<typename Real = double, typename Index = int>
...
```

A wide range of settings can be adjusted to fine-tune the benchmark, including the choice of computational device, the number of iterations, and the logging specifics. These configurations are managed using the TNL::Config::ConfigDescription object.

The benchmark's execution is initiated by the runBenchmark() function. This function configures logging, determines the computation device, and performs numerous tests across various configurations. The results are systematically recorded for analysis.

The framework is structured to manage metadata and execute optimized computational kernels. The metadata setup, kernel launch, and benchmark execution phases are provided below.

```
// Metadata configuration for recording benchmark specifics
2
    benchmark.setMetadataColumns({
        { "index type", getType<Index>() },
         { "device", device },
         { "algorithm", "SpecificAlgorithm" },
5
         { "matrix1 size", to_string(matrix1Rows) + "x" + to_string(matrix1Columns) },
         { "matrix2 size", to_string(matrix1Columns) + "x" + to_string(matrix2Columns) }
    });
8
    // Resetting matrix values before execution
10
    resultMatrix.getValues() = 0;
11
12
    // Lambda function for optimized kernel execution
13
    auto matrixOperationBenchmarkOptimized = [ & ]() mutable {
14
         launchMatrixOperationKernel(denseMatrix1, denseMatrix2, resultMatrix);
15
16
    };
17
18
     // Differences, calculated using TNL::maxNorm and TNL::L2Norm
19
20
    std::vector< MatrixType > benchmarkMatricesOptimized = {
         Library1ResultMatrix, Library2ResultMatrix, Library3ResultMatrix
21
22
23
    // Timing the execution of the matrix operation benchmark
24
    benchmark.time< DeviceType >(device, matrixOperationBenchmarkOptimized, ResultOfBenchmark);
```

This setup illustrates a systematic approach for configuring the metadata that characterizes each test scenario, including matrix sizes and computational algorithms. The lambda function encapsulates the optimized kernel launch for either multiplication or transposition, ensuring maximum performance across various computational libraries. The execution time is measured, and the metadata and results are recorded for each test, allowing comprehensive performance analysis and comparison between different computational devices and libraries.

4.2.2 Environment

The benchmarks were conducted on two different systems equipped with NVIDIA CUDA environments. These systems will be referred to as HELIOS and GP1. The specifications for GP1 are listed in Table 3.1, and the specifications for HELIOS are listed below.

System Component	Specification
Hostname	helios.fjfi.cvut.cz
CPU	Intel(R) Xeon(R) Gold 6130 CPU @ 2.10GHz
Cores	16 cores per CPU, 32 threads total
CPU Cache	22528 KB
RAM	376 Gi
GPU	NVIDIA Tesla V100, 32 GiB

Table 4.4: System specifications for HELIOS

We decided that it is beneficial to test the kernel on two different architectures. GP1 has a Pascal architecture GPU, while HELIOS is equipped with a Tesla architecture GPU. The benchmarks will be performed using the exact same matrix sizes on both systems to ensure a consistent and fair comparison of performance.

4.2.3 Benchmark Libraries

This section introduces the libraries used for benchmarking and testing the performance of the developed kernels. Benchmarking against widely recognized libraries is essential for understanding the efficiency and effectiveness of this work in comparison to established standards. We focused on selecting libraries that offer functions performing the same operations as our kernels.

4.2.3.1 CuBLAS

The NVIDIA CUDA Basic Linear Algebra Subprograms (CuBLAS) library is a GPU-accelerated library providing efficient linear algebra subroutines. It offers APIs for matrix and vector operations in GPU memory, including a flexible API for General Matrix Multiply (GEMM) operations. This flexibility allows for various matrix data layouts and computational optimizations [4]. We utilized the CuBLAS GEMM function and used TNL templates for the benchmarking setup, ensuring compatibility.

```
// Perform the matrix multiplication using cuBLAS
    if constexpr(std::is_same_v<RealType, float>) {
2
        cublasSgemm(handle, CUBLAS_OP_N, CUBLAS_OP_N, m, n, k, &alpha,
3
                     matrix1.getValues().getData(), lda,
                     matrix2.getValues().getData(), ldb, &beta,
                     resultMatrix.getValues().getData(), ldc);
    } else if constexpr(std::is_same_v<RealType, double>) {
7
        cublasDgemm(handle, CUBLAS_OP_N, CUBLAS_OP_N, m, n, k, &alpha,
8
                     matrix1.getValues().getData(), lda,
                     matrix2.getValues().getData(), ldb, &beta,
10
                     resultMatrix.getValues().getData(), ldc);
11
```

Key parameters for the cublasSgemm or cublasDgemm function calls are as follows.

- handle: Manages CuBLAS operation resources.
- TRANSA and TRANSB: Specify matrix operations; 'CUBLAS_OP_N' means no transpose.
- m, n, k: Dimensions of the matrices involved in the multiplication.

- alpha and beta: Scalars for scaling the matrix product and the input matrix C, respectively.
- A and B: Input matrices, with **lda** and **ldb** indicating their leading dimensions.
- C: The result matrix, with ldc as its leading dimension.

This setup ensures efficient matrix multiplication leveraging GPU capabilities for enhanced performance.

4.2.3.2 MAGMA

The Matrix Algebra on GPU and Multicore Architectures (MAGMA) library provides high-performance linear algebra operations on heterogeneous computing systems, combining the power of multi-core CPUs and GPUs. It offers an interface compatible with existing linear algebra frameworks, facilitating the efficient utilization of hybrid computing resources [16]. In the benchmarks, we used the MAGMA GEMM function, adapting it to specific configurations to align with the requirements of our benchmark.

```
// Perform the matrix multiplication using MAGMA
2
    if constexpr( std::is_same_v<RealType, float> ) {
3
        magma_sgemm(MagmaNoTrans, MagmaNoTrans, m, n, k, alpha,
                     matrix1.getValues().getData(), lda,
5
                     matrix2.getValues().getData(), ldb,
                     beta, resultMatrix.getValues().getData(), ldc, queue);
6
    } else if constexpr( std::is_same_v<RealType, double> ) {
7
        magma_dgemm(MagmaNoTrans, MagmaNoTrans, m, n, k, alpha,
8
                     matrix1.getValues().getData(), lda,
9
                     matrix2.getValues().getData(), ldb,
10
                     sbeta, resultMatrix.getValues().getData(), ldc, queue);
11
12
```

Key parameters for the magma_sgemm or magma_dgemm function calls are as follows.

- MagmaNoTrans: Specifies no transpose operation for the input matrices.
- m, n, k: Dimensions of the matrices involved in the operation, representing rows and columns in a manner similar to the CuBLAS parameters.
- alpha and beta: Scaling factors for the matrix multiplication and addition operations, respectively.
- A and B: The input matrices for the multiplication, with their dimensions specified by Ida and Idb.
- C: The output matrix, with **ldc** indicating its leading dimension.
- **queue**: A queue to manage execution of the operation, facilitating asynchronous execution and resource management.

MAGMA is the only library among those used that offers a direct function for matrix transposition. The code snippet below illustrates how matrix transposition is performed using MAGMA.

```
// Perform the matrix transposition using MAGMA
if constexpr(std::is_same_v<RealType, float>) {
   magmablas_stranspose(m, n, d_input, m, d_transposed, n, queue);
} else if constexpr(std::is_same_v<RealType, double>) {
   magmablas_dtranspose(m, n, d_input, m, d_transposed, n, queue);
}
magmablas_dtranspose(m, n, d_input, m, d_transposed, n, queue);
}
```

Key parameters for the magmablas_stranspose or magmablas_dtranspose function calls, as used in the matrix transposition operations, are outlined below.

- **m** and **n**: Specify the dimensions of the matrix to be transposed. **m** is the number of rows, and **n** is the number of columns in the input matrix.
- **d_input**: Pointer to the input matrix in the device (GPU) memory that is to be transposed.
- **d_transposed**: Pointer to the output matrix in the device memory where the transposed matrix will be stored.
- queue: A handle to a queue that manages the execution of the operation. This parameter allows for asynchronous execution and effective resource management, similar to other MAGMA operations.

4.2.3.3 CUTLASS

CUTLASS is a collection of CUDA C++ templates for dense linear algebra operations, emphasizing high performance through customization for various NVIDIA GPUs. It provides a flexible API for configuring matrix multiplication operations (GEMM) according to different data types, layouts, and computing capabilities [17]. CUTLASS's GEMM functionality was integrated, utilizing its template mechanism to ensure optimal performance and compatibility with the benchmarking setup.

```
// Perform matrix multiplication using CUTLASS
     using CutlassGemm = cutlass::gemm::device::Gemm< ElementA,</pre>
2
                                                        LavoutA.
3
                                                        ElementB.
4
                                                        LavoutB.
5
6
                                                        ElementC,
                                                        LayoutC >;
     CutlassGemm gemm_operator;
9
10
     typename CutlassGemm::Arguments args(
11
         \{m, n, k\},\
12
         {matrix1.getValues().getData(), lda},
         {matrix2.getValues().getData(), ldb},
13
         {resultMatrix.getValues().getData(), ldc},
14
         {resultMatrix.getValues().getData(), ldc},
15
16
         {1.0.0.0}
17
    );
```

Key parameters for the cutlass::gemm::device::Gemm function call are as follows.

- ElementA, ElementB, ElementC: Data types for matrices A, B, and C, respectively, allowing for mixed precision operations.
- LayoutA, LayoutB, LayoutC: Memory layouts of matrices A, B, and C, which can significantly affect performance.
- m, n, k: Define the problem size, similar to other libraries, indicating the matrix dimensions.
- alpha and beta: Scalars used to scale the operands in the GEMM operation, akin to their roles in CuBLAS and MAGMA.

- **Data pointers**: Pointers to the matrices in GPU memory, specifying the inputs and outputs for the operation.
- Leading dimensions: Specified for each matrix, critical for memory access patterns and performance.

4.2.4 Graphical Representation

The graphs below use a logarithmic scale for the y-axis which represents the execution time in seconds. This axis is inversely oriented, meaning higher points indicate shorter execution times and enhanced performance. The x-axis enumerates various matrix size combinations used in the multiplications, providing a spectrum from small to large matrices.

All graphs were generated using a custom Python script that employs the matplotlib library for plotting. This script processes benchmark log data, which includes execution times for different matrix sizes and algorithms. It reads the log data, organizes them by algorithm, and plots each algorithm's performance across the matrix sizes. The script is designed to highlight the performance differences and trends that are critical for optimizing CUDA-based matrix multiplication. Below is a simplified overview of the script's functionality.

```
import matplotlib.pyplot as plt
     import json
2
     def read_log_files(file_path):
         # Function to read and parse log data
     def process_data_for_plotting(log_entries, algorithms_to_plot=None):
8
         # Function to organize data for plotting
9
10
11
     def plot_combined_graph(data_for_plotting):
12
         plt.figure(figsize=(14, 10))
13
         # Plotting function including labels, legend, and log scale settings
14
15
16
     if __name__ == "__main__":
17
         log_file_path = 'path_to_log_file.log'
18
19
         log_entries = read_log_files(log_file_path)
20
         data_for_plotting = process_data_for_plotting(log_entries)
         plot_combined_graph(data_for_plotting)
21
```

This approach ensures that the visualizations are both accurate and informative, providing a clear representation.

4.2.4.1 Speedup Factor

The speedup factor, ranging from 0 to infinity, measures the relative performance improvement of one algorithm over another, calculated by

$$Speedup \ Factor = \frac{Execution \ Time \ of \ Base \ Algorithm}{Execution \ Time \ of \ Compared \ Algorithm}.$$

This metric is used in the tables below to quantify and compare the efficiency of different algorithms against the base algorithm. A speedup factor greater than one indicates that the compared algorithm is faster than the base, whereas a factor less than one shows it is slower.

4.2.5 Dense Matrix Multiplication

This subsection evaluates the performance of our dense matrix multiplication kernels on both HE-LIOS and GP1. We compare them with cuBLAS, Magma, and Cutlass, demonstrating their computational efficiency in different scenarios.

Each of the graphs presented in this subsection visually illustrates the performance outcomes for different matrix sizes. Directly beneath each graph, corresponding tables detail the execution times and speedup factor versus cuBLAS for selected matrix sizes.

4.2.5.1 HELIOS

The graph below presents the performance of the multiplication kernels of square matrices. The analysis primarily focuses on comparing our kernels against the benchmarking libraries.




Figure 4.3: Square Matrix Multiplication (HELIOS)

10	$00x100 \times 100x10$	0		1300	$0x1300 \times 1300x13$	300	2500	$0x2500 \times 2500x2$	500
Kernel	Time (s)	Speedup		Kernel	Time (s)	Speedup	Kernel	Time (s)	Speedup
cuBLAS	1.984529e-04	Base		cuBLAS	8.776071e-04	Base	cuBLAS	4.491389e-03	Base
Magma	4.309488e-04	-		Magma	1.092818e-03	-	Magma	4.693396e-03	-
Cutlass	5.808045e-05	-		Cutlass	9.687090e-04	-	Cutlass	4.593031e-03	-
Kernel 1.1	1.819620e-05	10.91	1	Kernel 1.1	4.144436e-03	0.21	Kernel 1.1	2.898556e-02	0.15
Kernel 1.2	1.726845e-05	11.49]	Kernel 1.2	4.051583e-03	0.22	Kernel 1.2	2.833413e-02	0.16
Kernel 1.3	1.729075e-05	11.48]	Kernel 1.3	4.050027e-03	0.22	Kernel 1.3	2.831249e-02	0.16
Kernel 1.4	1.640175e-05	12.10	1	Kernel 1.4	3.933084e-03	0.22	Kernel 1.4	2.747724e-02	0.16
Kernel 1.5	1.606900e-05	12.35	1	Kernel 1.5	3.358497e-03	0.26	Kernel 1.5	2.340984e-02	0.19
Kernel 1.6	5.692355e-05	3.49	1	Kernel 1.6	2.226371e-03	0.39	Kernel 1.6	1.411427e-02	0.32

3700	$0x3700 \times 3700x3$	700	5000	$0x5000 \times 5000x5$	000
Kernel	Time (s)	Speedup	Kernel	Time (s)	Speedup
cuBLAS	1.383658e-02	Base	cuBLAS	3.369595e-02	Base
Magma	1.402894e-02	-	Magma	3.388870e-02	-
Cutlass	1.481735e-02	-	Cutlass	3.646766e-02	-
Kernel 1.1	9.284642e-02	0.15	Kernel 1.1	2.475856e-01	0.14
Kernel 1.2	9.079028e-02	0.15	Kernel 1.2	2.427144e-01	0.14
Kernel 1.3	9.071090e-02	0.15	Kernel 1.3	2.423779e-01	0.14
Kernel 1.4	8.798600e-02	0.16	Kernel 1.4	2.354888e-01	0.14
Kernel 1.5	7.476492e-02	0.19	Kernel 1.5	2.021816e-01	0.17
Kernel 1.6	4.499732e-02	0.31	Kernel 1.6	1.130343e-01	0.30

Table 4.5: Execution Times and Speedups versus cuBLAS for Selected Matrix Sizes in Figure 4.3

It is evident from Figure 4.3 that Kernels 1.1 to 1.5 demonstrate a competitive edge over the benchmarking libraries for smaller matrix sizes, particularly up to approximately 1000×1000 . However, as the matrix size increases beyond this point, their execution times begin to lengthen. Notably, Kernel 1.5 shows a substantial improvement in performance for larger matrices compared to Kernels 1.1 to 1.4, suggesting effective optimizations through the tile-based approach and the shared memory padding. Among our implementations, Kernel 1.6 emerges as the fastest, especially for the largest matrix sizes tested. This superior performance is attributed to its innovative use of the register blocking technique.

The subsequent figures, 4.4, 4.5 and 4.6, show the performance of CUDA kernels during the multiplication of rectangular matrices, exploring variations with incremental width and height expansions respectively.




Figure 4.4: Wide Matrix Multiplication with Incremental Width Expansion (HELIOS)

1	00x50×5	50x100				1300x650×650x1300									2500)x1250	$0 \times 1250x2$	500
Kernel	Time	e (s)	Spec	edup		Ker	nel	Ti	me	e (s)	Spe	edup	İ	Ker	nel	Ti	ime (s)	Speedup
cuBLAS	2.58085	8e-04	Ва	ase		cuBL	AS	6.093		17e-04	Base		Ì	cuBLAS		2.360265e-03		Base
Magma	6.31358	37e-04		-		Mag	Magma		132	28e-03		-		Mag	ma	2.561863e-03		-
Cutlass	3.74381	0e-05		-		Cutl	ass	5.013	343	39e-04		-		Cutl	ass	2.33	2852e-03	-
Kernel 1.1	1.39767	0e-05	18	18.47		Kerne	1 1.1	2.017	771	11e-03	0.	30		Kerne	11.1	1.42	1160e-02	0.17
Kernel 1.2	1.39056	5e-05	18.56			Kerne	1 1.2	1.974	154	41e-03	0.	31		Kerne	11.2	1.389	9100e-02	0.17
Kernel 1.3	1.39068	35e-05	18.56			Kerne	1 1.3	1.977	729	99e-03	0.	31		Kerne	11.3	1.389	9008e-02	0.17
Kernel 1.4	1.39096	0e-05	18	18.56		Kerne	1 1.4	1.91	168	35e-03	0.	32		Kerne	11.4	1.34	9161e-02	0.17
Kernel 1.5	1.28753	30e-05	20	20.05		Kerne	1 1.5	1.627	721	11e-03	0.37			Kernel 1.5		1.147134e-02		0.21
Kernel 1.6	3.74734	l0e-05	05 6.89			Kerne	Kernel 1.6 1.102		207	72e-03	0.	55		Kerne	11.6	6.92	8284e-03	0.34
			3700)x1850)×	$1850x3700$ $5000x2500 \times$						×2	2500 <i>x</i> 50	000				
		Ker	nel	Ti	me	e (s) Spee		edup		Ker	nel	iel Tim		(s)	Spec	edup	1	
		cuBL	LAS	7.08	113	88e-03	В	ase		cuBL	AS	1.708	84	9e-02	Ва	ase	1	
		Mag	ma	7.29	007	77e-03		-		Mag	ma	1.723	42	24e-02		-		
		Cutl	ass	7.48	667	75e-03		-		Cutl	ass	1.839	94	5e-02		-		
		Kerne	11.1	4.53	806	59e-02	0.	16		Kerne	11.1	1.194	83	8e-01	0.	14		
		Kerne	11.2	4.43	230	01e-02	0.	16		Kerne	11.2	1.170	08	4e-01	0.	15		
		Kerne	11.3	4.430	001	3e-02	0.	16		Kerne	11.3	1.168	58	2e-01	0.	15		
		Kerne	11.4	4.28	686	69e-02	0.	17		Kerne	11.4	1.135	88	5e-01	0.	15		
		Kerne	1 1.5	3.63	734	12e-02	0.	0.19		Kerne	11.5	1.5 9.70580		05e-02 0.		18		
		Kerne	l 1.6	2.170	077	74e-02	0.	33		Kerne	11.6	5.678	83	7e-02	0.	30		

Table 4.6: Execution Times and Speedups versus cuBLAS for Selected Matrix Sizes in Figure 4.4




Figure 4.5: Tall Matrix Multiplication with Incremental Height Expansion (HELIOS)

 $650x1300 \times 1300x650$

 $1250x2500 \times 2500x1250$

 $50x100 \times 100x50$

Kernel	Time	e (s)	Spe	edup		Keri	nel	Ti	me	e (s)	Spe	edup		Keri	nel	Ti	ime (s)	Speedup
cuBLAS	2.48140	09e-04	Ва	ase		cuBL	AS	5.270)25	55e-04	В	ase		cuBL	LAS	1.316508e-03		Base
Magma	5.10068	32e-04		-		Mag	ma	7.940		39e-04		-		Magma		1.580323e-03		-
Cutlass	5.70968	80e-05		-		Cutlass		4.885	.885556e-04		-			Cutl	ass	1.835531e-03		-
Kernel 1.1	1.72025	55e-05	05 14.42			Kerne	1 1.1	1.097	786	66e-03	0.	48		Kerne	11.1	7.23	6771e-03	0.18
Kernel 1.2	1.68600	00e-05	e-05 14.72			Kerne	1 1.2	1.077	701	16e-03	0.	49		Kerne	11.2	7.07	3846e-03	0.19
Kernel 1.3	1.68678	80e-05	14	.71		Kerne	1 1.3	1.065	528	30e-03	0.	49		Kerne	11.3	7.06	6941e-03	0.19
Kernel 1.4	1.58795	55e-05	15	.63		Kerne	1 1.4	1.038	328	36e-03	0.	51		Kerne	11.4	6.84	6133e-03	0.19
Kernel 1.5	1.52217	70e-05	16	.30		Kerne	1 1.5	8.53	134	11e-04	0.	62		Kerne	1 1.5	5.851904e-03		0.22
Kernel 1.6	5.5244	10e-05	4.	49		Kerne	1 1.6	7.406615e-04			0.	71		Kerne	rnel 1.6 4.20		0364e-03	0.31
		$1850x3700 \times 3700x1850$							2500	x5000	X:	5000x25	500					
		Ker	nel	Ti	ime	e (s) Speed		edup		Ker	nel	nel Tin		(s)	Spec	edup]	
		cuBI	LAS	3.86	35()3e-03	Ва	ase		cuBI	AS 8.6461		513	38e-03 B		ase		
		Mag	ma	4.02	196	61e-03		-		Mag	ma	na 8.845528		8e-03		-		
		Cutl	ass	4.05	371	7e-03		-	Cutl		ass	s 9.122770e		'0e-03		-		
		Kerne	11.1	2.28	424	13e-02	0.	17		Kerne	11.1	6.019	938	2e-02	0.	14		
		Kerne	11.2	2.24	561	5e-02	0.	17		Kerne	11.2	5.897	739	6e-02	0.	15		
	Kernel 1.3		2.24	174	18e-02	0.	17		Kerne	11.3	5.886	596	7e-02	0.	15			
		Kernel 1.4 2.17		2.17	207	74e-02	0.	18		Kerne	11.4	5.712	230	6e-02	0.	15		
		Kerne	1 1.5	1.82	579	95e-02	0.	21	Kerne		11.5	1.5 4.87834		2e-02	0.	18		
		Kerne	11.6	1.18	603	37e-02	0.	33		Kerne	11.6	2.807	767	1e-02	0.	31		

Table 4.7: Execution Times and Speedups versus cuBLAS for Selected Matrix Sizes in Figure 4.5




Figure 4.6: Random Growth Matrix Multiplication (HELIOS)

	20x80×	80 <i>x</i> 60					260	x1040	×	1040x7	80				500.	x2000	$\times 2000x13$	500	
Kernel	Time	e (s)	Spee	edup		Keri	nel	Ti	me	e (s)	Spe	edup		Ker	nel	Ti	ime (s)	Speed	lup
cuBLAS	3.18768	31e-04	Ва	ise		cuBL	AS	4.08	172	24e-04	В	ase		cuBL	LAS	6.17	3699e-04	Base	e
Magma	8.09448	33e-04		-		Mag	ma	8.965	502	29e-04		-		Mag	ma	8.33	9090e-04	-	
Cutlass	4.65431	0e-05		-		Cutla	ass	3.920)7(05e-04		-		Cutl	ass	7.43	0282e-04	-	
Kernel 1.1	1.63969	95e-05	19.	.44		Kerne	1 1.1	5.672	285	58e-04	0.	.72		Kerne	11.1	3.22	6742e-03	0.19	9
Kernel 1.2	1.62026	60e-05	19.	.67		Kerne	1 1.2	5.127	714	46e-04	0.	.80		Kerne	11.2	3.16	3629e-03	0.20	0
Kernel 1.3	1.60726	55e-05	19.	.83		Kerne	1 1.3	5.117	777	73e-04	0.	.80		Kerne	11.3	3.16	7241e-03	0.20	0
Kernel 1.4	1.53984	15e-05	20.	.70		Kerne	1 1.4	4.935	551	19e-04	0.	.83		Kerne	11.4	3.09	4795e-03	0.20	0
Kernel 1.5	1.42319	95e-05	22.	.40		Kerne	1 1.5	3.990)91	12e-04	1.	.02		Kerne	11.5	2.65	1307e-03	0.23	3
Kernel 1.6	4.03083	35e-05	7.	91		Kerne	11.6	3.64	158	80e-04	1.	.12		Kerne	11.6	2.24	0721e-03	0.28	8
			740.	x2960	$\times 2$	960 <i>x</i> 22	220				1000)x4000	×	4000 <i>x</i> 30	000			•	
		Keri	nel	Ti	me	e (s)	Spe	edup		Ker	nel	Tiı	ne	(s)	Spec	edup]		
		cuBL	AS	1.560	660	08e-03	В	ase		cuBL	.AS	3.587	79	4e-03	Ва	ase			
		Mag	ma	1.783	331	7e-03		-		Mag	ma	3.788	73	0e-03		-			
		Cutla	ass	2.159	962	20e-03		-		Cutl	ass	4.358	13	9e-03		-			
		Kerne	11.1	1.03	185	52e-02	0.	15		Kerne	11.1	2.600	38	8e-02	0.	14			
		Kerne	1 1.2	1.008	838	89e-02	0.	16		Kerne	11.2	2.540	50	6e-02	0.	14			
		Kerne	1 1.3	1.00	759	99e-02	0.	16		Kerne	11.3	2.538	26	6e-02	0.	14			
		Kerne	1 1.4	9.740	071	8e-03	0.	16		Kerne	11.4	2.458	28	3e-02	0.	15			
		Kerne	1 1.5	8.43	729	94e-03	0.	19		Kerne	11.5	2.132	74	4e-02	0.	17			
		Kerne	1 1.6	4.979	948	33e-03	0.	31		Kerne	11.6	1.140	15	3e-02	0.	31			

Table 4.8: Execution Times and Speedups versus cuBLAS for Selected Matrix Sizes in Figure 4.6

As observed in Figures 4.4, 4.5 and 4.6, the performance trends are similar to those seen in Figure 4.3. Kernel 1.6 consistently outperforms the other kernels for larger matrices.

The following figures illustrate the performance of the kernels when handling extremely thin matrix multiplication.




Figure 4.7: Extremely Thin Matrix Multiplication 1 (HELIOS)

	1 <i>x</i> 100×	100x1			Γ		12	2x1200	×	1200x1	2				25	x2500	$0 \times 2500x2$	5
Kernel	Time	e (s)	Spec	edup	Ī	Keri	nel	Ti	me	e (s)	Spe	edup		Ker	nel	Ti	ime (s)	Speedup
cuBLAS	2.30609	94e-04	Ва	ase		cuBL	AS	2.909	998	85e-04	В	ase		cuBI	LAS	2.13	6234e-04	Base
Magma	7.8463	15e-04		-		Mag	ma	7.705	550	08e-04		-		Mag	ma	4.18	8335e-04	-
Cutlass	5.72020	00e-05		-		Cutla	ass	4.459	967	76e-04		-		Cutl	ass	9.17	9343e-04	-
Kernel 1.1	1.60979	95e-05	14	.33		Kerne	1 1.1	8.109	939	90e-05	3.	.56		Kerne	11.1	1.55	3242e-04	1.38
Kernel 1.2	1.57733	30e-05	14	.62		Kerne	1 1.2	7.647	768	85e-05	3.	.80		Kerne	11.2	1.48	2717e-04	1.44
Kernel 1.3	1.57720	65e-05	14	.62		Kerne	1 1.3	7.650)7(00e-05	3.	.80		Kerne	11.3	1.469	9067e-04	1.45
Kernel 1.4	1.44604	10e-05	15	.95		Kerne	1 1.4	6.523	388	80e-05	4.	46		Kerne	11.4	1.22	8667e-04	1.74
Kernel 1.5	1.45013	30e-05	15	.90		Kerne	1 1.5	5.914	124	45e-05	4.	.92		Kerne	1 1.5	1.10	5505e-04	1.93
Kernel 1.6	4.93569	95e-05	4.	67		Kerne	1 1.6	3.674	176	66e-04	0.	.79		Kerne	11.6	7.69	8886e-04	0.28
			36	x3600	$\times 3$	600x3	6				50)x5000	×:	5000x5	0			
		Ker	nel	Ti	me	(s)	Spe	edup		Ker	nel	Ti	me	(s)	Spec	edup	1	
		cuBI	LAS	2.148	3083	3e-04	В	ase		cuBI	AS	3.310)83	2e-04	Ва	ase		
		Mag	ma	4.284	1218	8e-04		-		Mag	ma	5.512	266	8e-04		-		
		Cutl	ass	1.315	318	8e-03		-		Cutl	ass	1.822	253	2e-03		-		
		Kerne	11.1	2.402	2200	0e-04	0.	89		Kerne	11.1	3.131	43	9e-04	1.	05		
		Kerne	1 1.2	2.299	84:	5e-04	0.	93		Kerne	11.2	2.985	505	2e-04	1.	11		
		Kerne	1 1.3	2.281	640	0e-04	0.	94		Kerne	11.3	2.964	197	1e-04	1.	12		
		Kerne	11.4	1.941	770	6e-04	1.	11		Kerne	11.4	2.501	05	8e-04	1.	32		
		Kerne	1 1.5	1.766	579	7e-04	1.	22		Kerne	1 1.5	2.250)43	7e-04	1.	47		
		Kerne	1 1.6	1.109	9534	4e-03	0.	19		Kerne	11.6	1.630	87	4e-03	0.	20		

Table 4.9: Execution Times and Speedups versus cuBLAS for Selected Matrix Sizes in Figure 4.7

In Figure 4.7, Kernels 1.1 to 1.5 outperform the benchmarking libraries for the outer product of two extremely thin matrices, with Kernel 1.5 leading in execution speed and being even faster then the benchmarking libraries. Notably, Kernel 1.6, which generally excels in larger matrix configurations, shows decreased performance in this scenario.




Figure 4.8: Extremely Thin Matrix Multiplication 2 (HELIOS)

	$100x1 \times$	1x100					12	200x12	×	12x120	0				25	500x25	$5 \times 25 \times 250$	0	
Kernel	Time	e (s)	Spe	edup		Keri	nel	Ti	me	e (s)	Spe	edup		Ker	nel	Ti	ime (s)	Speed	up
cuBLAS	1.6975	37e-04	Ва	ase		cuBL	AS	1.968	391	18e-04	В	ase		cuBL	AS	2.65	6855e-04	Base	e
Magma	4.0734	14e-04		-		Mag	ma	4.132	253	36e-04		-		Mag	ma	4.80	2173e-04	-	
Cutlass	1.72620	55e-05		-		Cutl	ass	4.037	795	55e-05		-		Cutl	ass	1.30	0928e-04	-	
Kernel 1.1	1.1175	35e-05	15	.19		Kerne	11.1	6.517	760	00e-05	3.	.02		Kerne	11.1	3.43	8627e-04	0.77	7
Kernel 1.2	1.11230	55e-05	15	.26		Kerne	1 1.2	6.41	131	10e-05	3.	.07		Kerne	11.2	3.36	6878e-04	0.79)
Kernel 1.3	1.07120	55e-05	15	.85		Kerne	1 1.3	6.462	299	95e-05	3.	.05		Kerne	11.3	3.36	8511e-04	0.79)
Kernel 1.4	1.1437:	50e-05	14	.84		Kerne	1 1.4	6.803	366	65e-05	2.	.89		Kerne	11.4	3.69	7045e-04	0.72	2
Kernel 1.5	1.11629	95e-05	15	.21		Kerne	1 1.5	6.217	761	10e-05	3.	.17		Kerne	1 1.5	3.19	0552e-04	0.83	3
Kernel 1.6	2.0225	35e-05	8.	39		Kerne	1 1.6	9.079	945	55e-05	2.	.17		Kerne	11.6	3.47	0997e-04	0.77	7
			36	600x36	×	36 <i>x</i> 360	0				50	000x50	×:	50x5000	0			•	
		Ker	nel	Ti	me	e (s)	Spe	edup		Ker	nel	Ti	me	(s)	Spec	edup	1		
		cuBI	LAS	3.72	895	53e-04	В	ase		cuBI	.AS	6.520)91	2e-04	Ва	ase			
		Mag	ma	5.94	866	61e-04		-		Mag	ma	8.741	80	2e-04		-			
		Cutl	ass	2.82	161	11e-04		-		Cutl	ass	6.242	209	1e-04		-			
		Kerne	11.1	1.11	031	12e-03	0.	.34		Kerne	11.1	2.636	575	3e-03	0.	25			
		Kerne	11.2	1.08	853	39e-03	0.	.34		Kerne	11.2	2.583	351	2e-03	0.	25			
		Kerne	11.3	1.08	880	01e-03	0.	.34		Kerne	11.3	2.585	524	-8e-03	0.	25			
		Kerne	11.4	1.20	246	60e-03	0.	.31		Kerne	11.4	2.819	997	'3e-03	0.	23			
		Kerne	1 1.5	1.04	932	21e-03	0.	.36		Kerne	11.5	2.429	915	8e-03	0.	27			
		Kerne	11.6	8.45	336	69e-04	0.	44		Kerne	11.6	1.749) 44	4e-03	0.	37			

Table 4.10: Execution Times and Speedups versus cuBLAS for Selected Matrix Sizes in Figure 4.8

Figure 4.8 shows that Kernels 1.1 to 1.5 maintain superior performance over Kernel 1.6 in multiplying matrices up to $2500x25 \times 25x2500$. As matrix sizes increase, Kernel 1.6 slightly improves its relative speed. Notably, Cutlass exhibits the best performance overall, while our kernels remain competitive with Magma and cuBLAS for a significant portion of the tested matrix sizes.

Overall, on the device specified in 4.4, our multiplication kernels showcased competitive and adaptable performance across diverse matrix configurations. Kernels 1.1 to 1.5 excelled for smaller matrices up to 1000x1000, while Kernel 1.6 dominated in larger matrix scenarios. Notably, Kernel 1.5 outperformed benchmarking libraries in extremely thin matrix tests, highlighting the effectiveness of our optimization strategies across varying computational demands.

4.2.5.2 GP1

The graphs below illustrate the performance of our multiplication kernels on the GP1 device, providing a comparative analysis against the HELIOS device.

Figures 4.9 to 4.12 present the results for square and various rectangular matrix configurations (wide, tall, and random growth), respectively.




Figure 4.9: Square Matrix Multiplication (GP1)

10	$0x100 \times 10$	00x100)		1300	x1300)×1	300x1	300		ſ	25	00x	2500	$\times 2500x2$	500	
Kernel	Time (s	(s)	Speedup		Kernel	Ti	me	(s)	Spee	edup	Ī	Kernel		Tir	ne (s)	Speedu	ıp
cuBLAS	4.0818956	e-04	Base		cuBLAS	1.41	362	5e-02	Ва	ase	ſ	cuBLAS		8.954	067e-02	Base	
Magma	6.0657246	e-04	-		Magma	1.44	393	6e-02		-		Magma		9.055	234e-02	-	
Cutlass	3.129970	e-04	-		Cutlass	1.69	608	4e-02		-		Cutlass		9.124	815e-02	-	
Kernel 1.1	3.7593306	e-05	10.86		Kernel 1.1	3.100	699	5e-02	0.4	45		Kernel 1.	1	2.186	193e-01	0.41	
Kernel 1.2	3.698110	e-05	11.04		Kernel 1.2	3.009	982	3e-02	0.	47		Kernel 1.2	2	2.117	630e-01	0.42	
Kernel 1.3	3.773420	e-05	10.82		Kernel 1.3	3.010	051	6e-02	0.	47		Kernel 1.3	3	2.116	808e-01	0.42	
Kernel 1.4	2.8521656	e-05	14.31		Kernel 1.4	1.86	872	7e-02	0.	76		Kernel 1.4	4	1.310	077e-01	0.68	
Kernel 1.5	2.7296256	e-05	14.95		Kernel 1.5	1.750	003	3e-02	0.	81		Kernel 1.5	5	1.210	994e-01	0.74	
Kernel 1.6	2.0654246	e-04	1.98		Kernel 1.6	3.07	579	7e-02	0.4	46		Kernel 1.6	5	1.996	307e-01	0.45	
			3700x3700	×3	3700 <i>x</i> 3700				5000	x5000 >	< 5	6000x5000					

3700	$0x3700 \times 3700x3$	700	500	$00x5000 \times 5000x5$	000
Kernel	Time (s)	Speedup	Kernel	Time (s)	Speedup
cuBLAS	2.762528e-01	Base	cuBLAS	6.929490e-01	Base
Magma	2.766087e-01	-	Magma	6.933283e-01	-
Cutlass	2.793153e-01	-	Cutlass	7.022150e-01	-
Kernel 1.1	7.056310e-01	0.39	Kernel 1.1	1.735417e+00	0.40
Kernel 1.2	6.834065e-01	0.40	Kernel 1.2	1.681039e+00	0.41
Kernel 1.3	6.836959e-01	0.40	Kernel 1.3	1.680823e+00	0.41
Kernel 1.4	4.220297e-01	0.65	Kernel 1.4	1.036679e+00	0.67
Kernel 1.5	3.903197e-01	0.71	Kernel 1.5	9.616447e-01	0.72
Kernel 1.6	6.158302e-01	0.45	Kernel 1.6	1.539299e+00	0.45

Table 4.11: Execution Times and Speedups versus cuBLAS for Selected Matrix Sizes in Figure 4.9




Figure 4.10: Wide Matrix Multiplication with Incremental Width Expansion (GP1)

1	$00x50 \times 50x100$		130	$00x650 \times 650x13$	00	250	$0x1250 \times 1250x2$	500
Kernel	Time (s)	Speedup	Kernel	Time (s)	Speedup	Kernel	Time (s)	Speedup
cuBLAS	4.149670e-04	Base	cuBLAS	7.301026e-03	Base	cuBLAS	4.591308e-02	Base
Magma	7.060486e-04	-	Magma	7.586739e-03	-	Magma	4.597054e-02	-
Cutlass	1.770556e-04	-	Cutlass	8.555414e-03	-	Cutlass	4.585048e-02	-
Kernel 1.1	2.655980e-05	15.62	Kernel 1.1	1.565428e-02	0.47	Kernel 1.1	1.094561e-01	0.42
Kernel 1.2	2.580260e-05	16.08	Kernel 1.2	1.516158e-02	0.48	Kernel 1.2	1.060087e-01	0.42
Kernel 1.3	2.593020e-05	16.00	Kernel 1.3	1.520322e-02	0.48	Kernel 1.3	1.059902e-01	0.42
Kernel 1.4	2.275040e-05	18.24	Kernel 1.4	9.374832e-03	0.78	Kernel 1.4	6.605146e-02	0.70
Kernel 1.5	2.191160e-05	18.94	Kernel 1.5	8.779180e-03	0.83	Kernel 1.5	6.103240e-02	0.75
Kernel 1.6	1.218854e-04	3.40	Kernel 1.6	1.535488e-02	0.48	Kernel 1.6	1.008036e-01	0.46
		3700x1850	$\times 1850x3700$		5000x2500	$\times 2500x5000$		

3700	$0x1850 \times 1850x3$	700	5000	$0x2500 \times 2500x50$	000
Kernel	Time (s)	Speedup	Kernel	Time (s)	Speedup
cuBLAS	1.387915e-01	Base	cuBLAS	3.473582e-01	Base
Magma	1.391940e-01	-	Magma	3.477916e-01	-
Cutlass	1.400576e-01	-	Cutlass	3.517793e-01	-
Kernel 1.1	3.528659e-01	0.39	Kernel 1.1	8.676185e-01	0.40
Kernel 1.2	3.418122e-01	0.41	Kernel 1.2	8.405639e-01	0.41
Kernel 1.3	3.418136e-01	0.41	Kernel 1.3	8.404142e-01	0.41
Kernel 1.4	2.110148e-01	0.66	Kernel 1.4	5.197686e-01	0.67
Kernel 1.5	1.951196e-01	0.71	Kernel 1.5	4.805611e-01	0.72
Kernel 1.6	3.100027e-01	0.45	Kernel 1.6	7.719532e-01	0.45

Table 4.12: Execution Times and Speedups versus cuBLAS for Selected Matrix Sizes in Figure 4.10




Figure 4.11: Tall Matrix Multiplication with Incremental Height Expansion (GP1)

5	$0x100 \times$	100x50				650	x1300	×	1300 <i>x</i> 65	50		ſ		1250	x2500	$\times 2500x$	250	
Kernel	Time	e (s)	Spee	dup	Keri	nel	Tiı	me	e (s)	Spee	dup	Ī	Keri	nel	Ti	me (s)	Speed	dup
cuBLAS	4.10778	0e-04	Bas	se	cuBL	AS	4.100)57	'9e-03	Ba	ise	Ī	cuBL	AS	2.670	6374e-02	Bas	se
Magma	6.44324	6e-04	-		Mag	ma	4.355	89	2e-03	-	.		Mag	ma	2.712	2074e-02	-	
Cutlass	3.12231	4e-04	-		Cutl	ass	6.738	363	1e-03	-	.		Cutla	ass	2.600	0989e-02	-	
Kernel 1.1	2.69172	0e-05	15.2	26	Kerne	11.1	7.861	98	35e-03	0.5	52		Kerne	1 1.1	5.542	2298e-02	0.4	-8
Kernel 1.2	2.65926	0e-05	15.4	45	Kerne	1 1.2	7.614	105	2e-03	0.5	54		Kerne	1 1.2	5.368	8690e-02	0.5	0
Kernel 1.3	2.58000	00e-05	15.9	92	Kerne	1 1.3	7.624	192	21e-03	0.5	54		Kerne	1 1.3	5.372	2770e-02	0.5	0
Kernel 1.4	2.13294	0e-05	19.2	26	Kerne	11.4	4.738	67	'2e-03	0.8	87		Kerne	1 1.4	3.320	0181e-02	0.8	1
Kernel 1.5	2.08200	00e-05	19.	73	Kerne	1 1.5	4.383	32	28e-03	0.9	94		Kerne	1 1.5	3.07	7677e-02	0.8	7
Kernel 1.6	1.99254	4e-04	2.0	06	Kerne	11.6	1.023	808	31e-02	0.4	40		Kerne	1 1.6	5.180	5124e-02	0.5	2
			1850	x3700×	3700x1	850				2500.	x5000>	< 5	5000x25	500			•	
		Ker	nel	Tim	e (s)	Spe	edup	Ì	Keri	nel	Tin	ıe	(s)	Spec	edup			

1850	$0x3700 \times 3700x13$	850	2500	$0x5000 \times 5000x2$	500
Kernel	Time (s)	Speedup	Kernel	Time (s)	Speedup
cuBLAS	7.122932e-02	Base	cuBLAS	1.807691e-01	Base
Magma	7.161114e-02	-	Magma	1.798234e-01	-
Cutlass	7.718647e-02	-	Cutlass	1.820425e-01	-
Kernel 1.1	1.770758e-01	0.40	Kernel 1.1	4.369935e-01	0.41
Kernel 1.2	1.715653e-01	0.42	Kernel 1.2	4.233834e-01	0.43
Kernel 1.3	1.715790e-01	0.42	Kernel 1.3	4.231624e-01	0.43
Kernel 1.4	1.060529e-01	0.67	Kernel 1.4	2.612904e-01	0.69
Kernel 1.5	9.804100e-02	0.73	Kernel 1.5	2.416050e-01	0.75
Kernel 1.6	1.554374e-01	0.46	Kernel 1.6	3.984211e-01	0.45

Table 4.13: Execution Times and Speedups versus cuBLAS for Selected Matrix Sizes in Figure 4.11




Figure 4.12: Random Growth Matrix Multiplication (GP1)

	20x80×	80 <i>x</i> 60					260	x1040	×	1040 <i>x</i> 7	80				500.	x2000	×2000x15	500
Kernel	Time	e (s)	Spee	edup		Ker	nel	Ti	me	e (s)	Spe	edup		Ker	nel	Ti	ime (s)	Speedup
cuBLAS	4.06362	26e-04	Ва	ise		cuBI	AS	2.416	528	88e-03	В	ase		cuBI	LAS	9.579	9462e-03	Base
Magma	6.29027	72e-04	-	-		Mag	ma	2.682	296	60e-03		-		Mag	ma	9.882	2397e-03	-
Cutlass	2.43235	50e-04	-	-		Cutl	ass	2.71	132	22e-03		-		Cutl	ass	1.040	0493e-02	-
Kernel 1.1	2.32780	00e-05	17.	.46		Kerne	11.1	3.272	280	03e-03	0.	.74		Kerne	11.1	2.14	4290e-02	0.45
Kernel 1.2	2.26166	60e-05	17.	.97		Kerne	1 1.2	3.149	91	11e-03	0.	.77		Kerne	11.2	2.07	7706e-02	0.46
Kernel 1.3	2.28072	20e-05	17.	.82		Kerne	1 1.3	3.148	375	50e-03	0.	.77		Kerne	11.3	2.07	7181e-02	0.46
Kernel 1.4	1.83090	00e-05	22.	.19		Kerne	1 1.4	1.980)18	84e-03	1.	.22		Kerne	11.4	1.280	0077e-02	0.75
Kernel 1.5	1.78916	60e-05	22.	.71		Kerne	1 1.5	1.781	112	23e-03	1.	.36		Kerne	1 1.5	1.19	1610e-02	0.80
Kernel 1.6	1.42009	94e-04	2.3	86		Kerne	11.6	4.566	60	19e-03	0.	.53		Kerne	l 1.6	2.320	6026e-02	0.41
			740:	x2960	$\times 2$	960 <i>x</i> 22	220				1000)x4000	X	4000x3	000			
		Ker	nel	Ti	me	e (s)	Spe	edup		Ker	nel	Ti	me	(s)	Spee	edup		
		cuBI	AS	3.159	940	5e-02	В	ase		cuBL	.AS	7.409	79	3e-02	Ва	ase		
		Mag	ma	3.19	478	80e-02		-		Mag	ma	7.448	349	6e-02		-		
		Cutl	ass	3.083	372	24e-02		-		Cutl	ass	7.285	508	1e-02		-		
		Kerne	11.1	6.90	485	1e-02	0.	46		Kerne	11.1	1.681	136	7e-01	0.	44		
		Kerne	1 1.2	6.67	621	5e-02	0.	47		Kerne	11.2	1.626	588	9e-01	0.4	46		
		Kerne	1 1.3	6.67	615	66e-02	0.	47		Kerne	11.3	1.629	966	0e-01	0.	46		
		Kerne	11.4	4.11	704	8e-02	0.	77		Kerne	11.4	1.003	369	8e-01	0.	74		
		Kerne	1 1.5	3.80	548	35e-02	0.	83		Kerne	11.5	9.275	525	0e-02	0.	80		
		Kerne	11.6	6.13	501	0e-02	0.	51		Kerne	11.6	1.537	799	2e-01	0.4	48		

Table 4.14: Execution Times and Speedups versus cuBLAS for Selected Matrix Sizes in Figure 4.12

The figures 4.9 to 4.12 exhibit very similar performance, warranting a combined analysis. Unlike on HELIOS, Kernel 1.6 is not the best performer on GP1. Instead, Kernels 1.4 and 1.5 lead our implementations, outperforming benchmarking libraries for smaller matrices and maintaining competitive performance for larger matrices. Kernel 1.5, with added padding, consistently surpasses Kernel 1.4. Below are Figures 4.13 and 4.14 illustrating the performance for extremely thin matrices.




Figure 4.13: Extremely Thin Matrix Multiplication 1 (GP1)

	$1x100 \times 1$	00x1			12	x1200	$\times 1200x1$	2		25	5x2500	$\times 2500x25$	5
Kernel	Time	(s)	Speedup		Kernel	Ti	me (s)	Speedup		Kernel	Ti	me (s)	Speedup
cuBLAS	4.174440	6e-04	Base		cuBLAS	4.329	318e-04	Base		cuBLAS	5.12	1798e-04	Base
Magma	6.911668	8e-04	-		Magma	7.036	666e-04	-		Magma	7.98	9602e-04	-
Cutlass	3.124920	6e-04	-		Cutlass	3.117	458e-03	-		Cutlass	6.49	7798e-03	-
Kernel 1.1	2.649900	0e-05	15.75		Kernel 1.1	1.806	498e-04	2.40		Kernel 1.1	3.71	4784e-04	1.38
Kernel 1.2	2.580800	0e-05	16.18		Kernel 1.2	1.742	2016e-04	2.49		Kernel 1.2	3.56	4402e-04	1.44
Kernel 1.3	2.575120	0e-05	16.21		Kernel 1.3	1.722	254e-04	2.51		Kernel 1.3	3.55	7368e-04	1.44
Kernel 1.4	2.146280	0e-05	19.45		Kernel 1.4	1.154	104e-04	3.75		Kernel 1.4	2.36	0404e-04	2.17
Kernel 1.5	2.161760	0e-05	19.31		Kernel 1.5	1.101	730e-04	3.93		Kernel 1.5	2.23	5238e-04	2.29
Kernel 1.6	1.969714	4e-04	2.12		Kernel 1.6	1.811	358e-03	0.24		Kernel 1.6	3.77	7255e-03	0.14
			36x3600	×	3600 <i>x</i> 36			50x5000) × :	5000x50			

	36x360	$0 \times 3600x3$	6			50	x5000	×5000x50)	
Kernel	T	ime (s)	Spe	edup	Kerr	ıel	Ti	me (s)	Spee	dup
cuBLAS	5.67	1834e-04	В	ase	cuBL	AS	8.364	764e-04	Ba	se
Magma	9.54	4672e-04		-	Magı	na	1.084	482e-03	-	
Cutlass	9.33	3862e-03		-	Cutla	iss	1.297	283e-02	-	
Kernel 1.	1 5.35	8032e-04	1.	06	Kernel	1.1	7.696	240e-04	1.0)9
Kernel 1.2	2 5.15	1700e-04	1.	10	Kernel	1.2	7.404	746e-04	1.1	3
Kernel 1.3	5.11	1838e-04	1.	11	Kernel	1.3	7.341	410e-04	1.1	4
Kernel 1.4	4 3.37	7816e-04	1.	68	Kernel	1.4	5.045	6064e-04	1.6	66
Kernel 1.5	3.20	6178e-04	1.	77	Kernel	1.5	4.789	112e-04	1.7	75
Kernel 1.0	5.39	4775e-03	0.	11	Kernel	1.6	7.755	272e-03	0.1	1

Table 4.15: Execution Times and Speedups versus cuBLAS for Selected Matrix Sizes in Figure 4.13




Figure 4.14: Extremely Thin Matrix Multiplication 2 (GP1)

$100x1 \times 1x100$				$1200x12 \times 12x1200$			$2500x25 \times 25x2500$			
Kernel	Time (s)	Speedup		Kernel	Time (s)	Speedup	Kernel	Time	e (s)	Speedup
cuBLAS	4.092408e-04	Base		cuBLAS	5.315040e-04	Base	cuBLAS	1.63554	17e-03	Base
Magma	6.709350e-04	-		Magma	7.750456e-04	-	Magma	1.86189	91e-03	-
Cutlass	3.981080e-05	-		Cutlass	2.056302e-04	-	Cutlass	1.26291	13e-03	-
Kernel 1.1	1.291980e-05	31.68		Kernel 1.1	2.610522e-04	2.04	Kernel 1.1	2.23849	92e-03	0.73
Kernel 1.2	1.275700e-05	32.08		Kernel 1.2	2.516972e-04	2.11	Kernel 1.2	2.15274	19e-03	0.76
Kernel 1.3	1.289480e-05	31.74		Kernel 1.3	2.686534e-04	1.98	Kernel 1.3	2.15285	54e-03	0.76
Kernel 1.4	1.475120e-05	27.74		Kernel 1.4	2.326226e-04	2.28	Kernel 1.4	1.70256	64e-03	0.96
Kernel 1.5	1.449440e-05	28.23		Kernel 1.5	1.978738e-04	2.69	Kernel 1.5	1.57794	14e-03	1.04
Kernel 1.6	4.254640e-05	9.62		Kernel 1.6	4.342042e-04	1.22	Kernel 1.6	2.88425	50e-03	0.57
	2600,26 \(\) 26,2600 \(\) 5000,50 \(\) 5000									

	$3600x36 \times 36x3600$			$5000x50 \times 50x5000$					
Kernel	l T	ime (s)	Speedup	Kern	el	Tiı	me (s)	Spee	dup
cuBLA	S 3.48	7033e-03	Base	cuBL	AS	8.505	5293e-03	Ba	se
Magma	a 3.84	0732e-03	-	Magn	na	8.867	052e-03	-	.
Cutlass	s 3.20	2283e-03	-	Cutla	ss	8.220)526e-03	-	.
Kernel 1	1.1 6.63	7966e-03	0.53	Kernel	1.1	1.779	696e-02	0.4	42
Kernel 1	1.2 6.37	1678e-03	0.55	Kernel	1.2	1.709	9922e-02	0.5	50
Kernel 1	1.3 6.37	1485e-03	0.55	Kernel	1.3	1.709	9909e-02	0.5	50
Kernel 1	1.4 5.21	0599e-03	0.67	Kernel	1.4	1.337	232e-02	0.0	54
Kernel 1	1.5 4.82	2324e-03	0.72	Kernel	1.5	1.236	6803e-02	0.0	59
Kernel 1	1.6 8.29	1719e-03	0.42	Kernel	1.6	2.063	8878e-02	0.4	41

Table 4.16: Execution Times and Speedups versus cuBLAS for Selected Matrix Sizes in Figure 4.14

Figure 4.13 is remarkable because it demonstrates that Kernels 1.4 and 1.5 outperform not only our implementations, but also the benchmarking libraries. Figure 4.14 further highlights the advantage of Kernels 1.4 and 1.5, which are faster for smaller matrices and maintain competitiveness with the benchmarking libraries for larger sizes.

Overall, on the GP1 device, Kernel 1.5 emerges as the fastest, outperforming the other kernels and benchmarking libraries in most scenarios. This highlights the effectiveness of our optimization strategies, particularly for extremely thin matrices. Kernel 1.5's consistent performance demonstrates its adaptability and efficiency across various matrix configurations. In comparison to the HELIOS device, Kernel 1.5 on the GP1 device shows a significant improvement, being more competitive with the benchmarking libraries and often surpassing them in performance, especially for smaller and extremely thin matrices. This difference underscores the impact of architectural variations, as Kernel 1.6, which utilizes register blocking, was the best on HELIOS. The GP1 architecture appears to handle these optimizations differently, favoring the tiling technique employed in Kernel 1.5.

4.2.6 Dense Matrix Transposition

This subsection evaluates the performance of our dense matrix transposition kernels against Magma on both the HELIOS and GP1. Each graph in this subsection visually illustrates the performance of different kernels across a range of matrix sizes. Beneath each graph, tables are provided that detail the execution times and the speedup factors versus Magma for selected matrix sizes.

4.2.6.1 HELIOS

The graph below evaluates the performance of our transposition kernels, including Kernel 2.4 for in-place transposition, against the benchmarking libraries during the transposition of square matrices.




Figure 4.15: Square Matrix Transposition (HELIOS)

100x100						
Kernel	Time (s)	Speedup				
MAGMA	6.360937e-04	Base				
Kernel 2.1	1.326925e-05	47.94				
Kernel 2.2	1.236090e-05	51.46				
Kernel 2.3	1.880590e-05	33.82				
Kernel 2.4	1.037435e-05	61.31				

	5000x5000				
Kernel	Time (s)	Speedup			
MAGMA	1.133390e-03	Base			
Kernel 2.1	1.714383e-03	0.66			
Kernel 2.2	1.591544e-03	0.71			
Kernel 2.3	9.660831e-04	1.17			
Kernel 2.4	6.838526e-04	1.66			

10000x10000					
Kernel	Time (s)	Speedup			
MAGMA	3.093129e-03	Base			
Kernel 2.1	7.205122e-03	0.43			
Kernel 2.2	6.498019e-03	0.48			
Kernel 2.3	3.821392e-03	0.81			
Kernel 2.4	2.667357e-03	1.16			

Table 4.17: Execution Times and Speedups versus MAGMA for Selected Matrix Sizes in Figure 4.15

Figure 4.15 demonstrates that all kernels significantly outperform Magma for matrices up to approximately 4000×4000 . Beyond this size, Kernels 2.1 and 2.2 experience a slowdown, whereas Kernels 2.3 and 2.4 maintain competitive performance, with Kernel 2.4 slightly outpacing Magma, highlighting the efficiency of its in-place transposition implementation.

Subsequent figures, 4.16 and 4.17, illustrate the performance of rectangular matrices.




Figure 4.16: Wide Matrix Transposition with Incremental Width Expansion (HELIOS)

50x100					
Kernel	Time (s)	Speedup			
MAGMA	6.054758e-04	Base			
Kernel 2.1	1.348820e-05	44.89			
Kernel 2.2	1.374270e-05	44.06			
Kernel 2.3	1.807510e-05	33.49			

2500x5000					
Kernel	Time (s)	Speedup			
MAGMA	8.113358e-04	Base			
Kernel 2.1	7.742828e-04	1.05			
Kernel 2.2	7.429002e-04	1.09			
Kernel 2.3	3.551663e-04	2.28			

5000x10000				
Kernel	Time (s)	Speedup		
MAGMA	1.725197e-03	Base		
Kernel 2.1	3.379470e-03	0.51		
Kernel 2.2	3.066386e-03	0.56		
Kernel 2.3	1.371727e-03	1.26		

Table 4.18: Execution Times and Speedups versus MAGMA for Selected Matrix Sizes in Figure 4.16




Figure 4.17: Tall Matrix Transposition with Incremental Height Expansion (HELIOS)

100 <i>x</i> 50					
Kernel	Time (s)	Speedup			
MAGMA	7.957498e-04	Base			
Kernel 2.1	1.347945e-05	59.03			
Kernel 2.2	1.281065e-05	62.11			
Kernel 2.3	1.792200e-05	44.40			

	5000x2500				
Kernel	Time	(s)	Speedup		
MAGMA	8.28741	2e-04	Base		
Kernel 2.	1 8.74457	8e-04	0.95		
Kernel 2.	2 8.44022	3e-04	0.98		
Kernel 2.	3 3.09926	7e-04	2.67		

10000x5000				
Kernel	Time (s)	Speedup		
MAGMA	1.856964e-03	Base		
Kernel 2.1	3.835175e-03	0.48		
Kernel 2.2	3.554660e-03	0.52		
Kernel 2.3	1.191753e-03	1.56		

Table 4.19: Execution Times and Speedups versus MAGMA for Selected Matrix Sizes in Figure 4.17

Both Figures 4.16 and 4.17 show that Kernel 2.3 consistently outperforms Magma, making it the most optimized solution for rectangular matrix transpositions.

Lastly, the performance of very thin matrices is tested in Figure 4.18.




Figure 4.18: Extremely Thin Matrix Transposition (HELIOS)

100x1					
Kernel	Time (s)	Speedup			
MAGMA	5.122348e-04	Base			
Kernel 2.1	1.204925e-05	42.51			
Kernel 2.2	1.102865e-05	46.45			
Kernel 2.3	1.823005e-05	28.10			

5000x50		
Kernel	Time (s)	Speedup
MAGMA	6.794136e-04	Base
Kernel 2.1	2.548490e-05	26.66
Kernel 2.2	2.542265e-05	26.72
Kernel 2.3	1.946810e-05	34.90

10000x100		
Kernel	Time (s)	Speedup
MAGMA	5.189014e-04	Base
Kernel 2.1	6.009410e-05	8.63
Kernel 2.2	5.970145e-05	8.69
Kernel 2.3	3.311470e-05	15.67

Table 4.20: Execution Times and Speedups versus MAGMA for Selected Matrix Sizes in Figure 4.18

Figure 4.18 reveals that Kernels 2.1 and 2.2 are slightly more efficient than Kernel 2.3 for matrices up to the size of approximately 4000×40 , after which Kernel 2.3 becomes faster. All kernels demonstrate superior performance compared to Magma, emphasizing their effectiveness across varying dimensions and configurations.

In conclusion, on the device specified in 4.4, the performance analysis reveals that our CUDA transposition kernels are highly effective, particularly in specialized configurations. Kernels 2.3 to 2.4 generally outperform the Magma, especially notable in Kernel 2.4's superior in-place transposition for large square matrices. Kernel 2.3 excels in managing rectangular matrices, consistently delivering optimal performance. Even in challenging conditions with extremely thin matrices, our kernels maintain a competitive edge.

4.2.6.2 GP1

The graphs below illustrate the performance of our transposition kernels on the GP1 device, allowing for a comparative analysis against the HELIOS device.

Figures below present the results for square and various rectangular matrix configurations.




Figure 4.19: Square Matrix Transposition (GP1)

100 <i>x</i> 100		
Kernel	Time (s)	Speedup
MAGMA	6.626254e-04	Base
Kernel 2.1	1.344615e-05	49.27
Kernel 2.2	1.357220e-05	48.82
Kernel 2.3	2.109340e-05	31.41
Kernel 2.4	1.195765e-05	55.41

5000x5000		
Kernel	Time (s)	Speedup
MAGMA	2.071773e-03	Base
Kernel 2.1	6.139651e-03	0.34
Kernel 2.2	5.266100e-03	0.39
Kernel 2.3	2.415373e-03	0.86
Kernel 2.4	1.937911e-03	1.07

10000x10000		
Kernel	Time (s)	Speedup
MAGMA	8.081182e-03	Base
Kernel 2.1	2.396712e-02	0.34
Kernel 2.2	1.956313e-02	0.41
Kernel 2.3	9.526299e-03	0.85
Kernel 2.4	7.535703e-03	1.07

Table 4.21: Execution Times and Speedups versus MAGMA for Selected Matrix Sizes in Figure 4.19

In Figure 4.19, the transposition of square matrices shows that all kernels perform comparably, maintaining consistent efficiency. Kernel 2.4, which performs an in-place transposition, is the best, outperforming the others.




Figure 4.20: Wide Matrix Transposition with Incremental Width Expansion (GP1)

50x100		
Kernel	Time (s)	Speedup
MAGMA	6.196810e-04	Base
Kernel 2.1	1.221605e-05	50.73
Kernel 2.2	1.205160e-05	51.42
Kernel 2.3	1.759010e-05	35.23

2500 <i>x</i> 5000		
Kernel	Time (s)	Speedup
MAGMA	1.229944e-03	Base
Kernel 2.1	2.748773e-03	0.44
Kernel 2.2	2.405007e-03	0.51
Kernel 2.3	7.931828e-04	1.55

5000x10000		
Kernel	Time (s)	Speedup
MAGMA	3.236129e-03	Base
Kernel 2.1	1.213547e-02	0.27
Kernel 2.2	9.921461e-03	0.33
Kernel 2.3	3.080433e-03	1.05

Table 4.22: Execution Times and Speedups versus MAGMA for Selected Matrix Sizes in Figure 4.20




Figure 4.21: Tall Matrix Transposition with Incremental Height Expansion (GP1)

100 <i>x</i> 50		
Kernel	Time (s)	Speedup
MAGMA	6.451399e-04	Base
Kernel 2.1	1.375110e-05	46.92
Kernel 2.2	1.380395e-05	46.74
Kernel 2.3	2.015850e-05	32.00

5000x2500		
Kernel	Time (s)	Speedup
MAGMA	1.402077e-03	Base
Kernel 2.1	3.408027e-03	0.41
Kernel 2.2	2.933987e-03	0.48
Kernel 2.3	8.064713e-04	1.74

10000x5000		
Kernel	Time (s)	Speedup
MAGMA	3.702901e-03	Base
Kernel 2.1	1.323696e-02	0.28
Kernel 2.2	1.133947e-02	0.33
Kernel 2.3	3.268887e-03	1.13

Table 4.23: Execution Times and Speedups versus MAGMA for Selected Matrix Sizes in Figure 4.21

In Figures 4.20 and 4.21, the kernels maintain similar performance levels, indicating that our implementations handle rectangular matrices effectively on the GP1 device.




Figure 4.22: Extremely Thin Matrix Transposition (GP1)

100x1		
Kernel	Time (s)	Speedup
MAGMA	6.599223e-04	Base
Kernel 2.1	1.247475e-05	52.90
Kernel 2.2	1.215480e-05	54.29
Kernel 2.3	2.063755e-05	31.98

Kernel	Time (s)	Speedup
MAGMA	8.866718e-04	Base
Kernel 2.1	4.523585e-05	19.60
Kernel 2.2	4.571545e-05	19.40
Kernel 2.3	2.449925e-05	36.19

10000x100						
Kernel	Time (s)	Speedup				
MAGMA	6.634437e-04	Base				
Kernel 2.1	2.004289e-04	3.31				
Kernel 2.2	1.873964e-04	3.54				
Kernel 2.3	4.526190e-05	14.66				

Table 4.24: Execution Times and Speedups versus MAGMA for Selected Matrix Sizes in Figure 4.22

Figure 4.22 examines the performance for extremely thin matrices. Here, for smaller matrices, Kernels 2.1 and 2.2 outperform Kernel 2.3, but for larger sizes, Kernel 2.3 becomes significantly faster. All kernels demonstrate consistent efficiency, maintaining competitiveness with the benchmarking libraries.

Overall, the GP1 device shows that our transposition kernels exhibit performance characteristics similar to those on the HELIOS device. This suggests that the architectural differences between GP1 and HELIOS do not significantly impact the performance of our transposition kernels. Kernel 2.3, which excelled in rectangular matrix transpositions on HELIOS, and Kernel 2.4, known for its in-place transposition efficiency, maintain competitive performance on GP1.

Conclusion

The goal of this bachelor's degree project was to explore and implement efficient parallel algorithms for dense matrix operations, focusing specifically on multiplication and transposition. The project successfully developed a comprehensive suite of optimized kernels, significantly improving upon initial implementations (Kernel 1.1 and Kernel 2.1) by employing advanced techniques and methods.

These kernels were tested on both Tesla (HELIOS) and Pascal (GP1) architectures, confirming their accuracy and efficiency across different hardware platforms. Performance comparisons with well-established GPU libraries from NVIDIA demonstrated that our kernels exhibit competitive performance. In particular, the multiplication kernels showed superior performance in smaller matrix sizes across both platforms. Additionally, these kernels exhibited significantly better performance on the Pascal architecture compared to Helios, underscoring the impact of architectural differences. In contrast, the transposition kernels demonstrated consistent performance on both architectures, nearly always outperforming Magma.

The multiplication Kernel 1.5 has been developed into a function capable of handling both standard matrix multiplication and multiplication with transposed matrices. Additionally, functions for both in-place and out-of-place matrix transposition have been developed from Kernel 2.3 and 2.4. These functionalities, along with the entire benchmarking environment and all developed kernels, will be added to the TNL library following this work's publication. The update will also include documentation with practical usage examples.

In conclusion, the algorithms developed in this thesis not only enhance the functionality of the TNL library but also contribute valuable tools to the field of computational science.

Appendix A

Acronyms

API Application Programming Interface

CPU Central Processing Unit

CUDA Compute Unified Device Architecture

GPU Graphics Processing Unit

HIP Heterogeneous-compute Interface for Portability

TNL Template Numerical Library

WMMA Warp-level Matrix Multiply Accumulate

Appendix B

Profiling Tables

Metric	Kernel 1.1 (Avg)	Kernel 1.2 (Avg)	Kernel 1.3 (Avg)	Kernel 1.4 (Avg)	Kernel 1.5 (Avg)	Kernel 1.6 (Avg)
Instr. per Warp	4626.0	4311.1	4235.0	2591.5	2592.5	24903
Global Load Thr. (GB/s)	127.80	132.90	132.17	210.23	227.18	47.254
Global Store Thr. (GB/s)	4.4548	4.6326	4.6071	7.3284	7.9193	4.3926
SM Load Trans. per Req.	1.940085	2.000000	2.000000	2.000000	1.500000	4.500000
SM Store Trans. per Req.	1.496247	1.984820	1.984820	2.000000	2.000000	5.000000
Warp Exec. Eff. (%)	100.00	100.00	100.00	100.00	100.00	100.00
Issued IPC	0.407371	0.393491	0.383543	0.375813	0.406589	0.158391
Achieved Occupancy	0.846299	0.846157	0.846527	0.840715	0.839794	0.253719
SM Utilization	Low (2)	Low (2)	Low (2)	Low (3)	Low (2)	Low (1)
DRAM Read Thr. (GB/s)	8.9935	10.071	8.9339	20.751	22.791	2.7453
DRAM Write Thr. (GB/s)	1.1111	1.1635	1.1513	1.8462	1.9788	1.5252

Table B.1: Comparative Performance Metrics of Dense Matrix Multiplication Kernels

Metric	Kernel 2.1 (Avg)	Kernel 2.2 (Avg)	Kernel 2.3 (Avg)	Kernel 2.4 (Avg)
Instr. per Warp	161.259375	168.161458	39.299805	45.000000
Global Load Thr. (GB/s)	226.185	237.51	329.33	314.06
Global Store Thr. (GB/s)	226.185	237.51	164.66	157.03
SM Load Trans. per Req.	1.996032	2.000000	2.000000	2.000000
SM Store Trans. per Req.	1.988281	1.998677	1.123047	2.000000
Warp Exec. Eff. (%)	99.71	99.89	99.97	100.0
Issued IPC	0.255455	0.285753	0.799932	0.398982
Achieved Occupancy	0.716286	0.645097	0.761484	0.632813
SM Utilization	Low (1)	Low (1)	Low (1)	Low (1)
DRAM Read Thr. (GB/s)	88.771	87.755	79.054	49.225
DRAM Write Thr. (GB/s)	86.960	84.177	77.767	72.069

Table B.2: Comparative Performance Metrics of Dense Matrix Transposition Kernels

Bibliography

- [1] Lecture on Dense Linear Algebra. MIT Course 18.337: Introduction to Computational Science and Engineering. Available at: http://courses.csail.mit.edu/18.337/2004/book/Lecture_04-Dense_Linear_Algebra.pdf. Accessed: 2024-02-20.
- [2] Wikipedia. Row- and column-major order. Available at: https://en.wikipedia.org/wiki/Row-_and_column-major_order. Accessed: 2024-04-04.
- [3] CPU vs. GPU: What's the Difference? *Intel*. Available at: https://www.intel.com/content/www/us/en/products/docs/processors/cpu-vs-gpu.html. Accessed: 2024-02-23.
- [4] CUDA C++ Programming Guide. *NVIDIA Corporation*. Available at: https://docs.nvidia.com/cuda/cuda-c-programming-guide/. Accessed: 2024-02-20.
- [5] NVIDIA CUDA C Best Practices Guide. *NVIDIA Corporation*. Available at: https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/. Accessed: 2024-04-17.
- [6] HIP Programming Guide, Version 5.3. AMD Corporation. Available at: https://docs.amd.com/bundle/HIP-Programming-Guide-v5.3/page/Introduction_to_HIP_Programming_Guide.html. Accessed: 2024-02-20.
- [7] NVIDIA Developer Blog. Programming Tensor Cores in CUDA 9. Available at: https://developer.nvidia.com/blog/programming-tensor-cores-cuda-9/. Accessed: 2024-02-20.
- [8] Stefano Markidis, Steven Wei Der Chien, Erwin Laure, Ivy Bo Peng, Jeffrey S. Vetter. *NVIDIA Tensor Core Programmability, Performance & Precision*. KTH Royal Institute of Technology and Oak Ridge National Laboratory.
- [9] GPU Computing HPDA-Python Documentation. *European Centre for Connected Systems* (*ENCCS*). Available at: https://enccs.github.io/hpda-python/GPU-computing/. Accessed: 2024-02-20.
- [10] Juan Gómez-Luna, I-Jui Sung, Li-Wen Chang, José María González-Linares, Nicolás Guil, and Wen-Mei W. Hwu. In-Place Matrix Transposition on GPUs. *ResearchGate*. Available at: https://www.researchgate.net/publication/273912700_In-Place_Matrix_Transposition_on_GPUs. Accessed: 2024-04-17.
- [11] Oberhuber, T.; Klinkovský, J.; et al. *Template Numerical Library*. Available at: https://tnl-project.org. Accessed: 2024-02-23.
- [12] Vector Norms in Machine Learning. *Machine Learning Mastery*. Available at: https://machinelearningmastery.com/vector-norms-machine-learning/. Accessed: 2024-02-20.

- [13] CUDA Matrix-Matrix Multiplication (MMM) An Overview. *SiBöhm.com*. Available at: https://siboehm.com/articles/22/CUDA-MMM. Accessed: 2024-02-20.
- [14] Rajib Nath, Stanimire Tomov, and Jack Dongarra. *An Improved MAGMA GEMM For Fermi Graphics Processing Units*. Available at: https://citeseerx.ist.psu.edu/document?repid=rep1&type=pdf&doi=820d459a77e6e38570b3e53f661ebf2d3d2e7f6b. Accessed: 2024-01-04.
- [15] Basic Linear Algebra Subprograms (BLAS). *Netlib*. Available at: https://www.netlib.org/blas/. Accessed: 2024-02-20.
- [16] Innovative Computing Laboratory, University of Tennessee, Knoxville. MAGMA: Matrix Algebra on GPU and Multicore Architectures. Available at: https://icl.utk.edu/magma/. Accessed: 2024-02-20.
- [17] NVIDIA Developer Blog. CUTLASS: Fast Linear Algebra in CUDA C++. Available at: https://developer.nvidia.com/blog/cutlass-linear-algebra-cuda/. Accessed: 2024-02-20.
- [18] AMD HIP Programming Guide. *AMD.com*. Available at: https://www.amd.com/en/developer/browse-by-resource-type/documentation.html. Accessed: 2024-06-15.
- [19] Roofline Model. Available at: https://www.sciencedirect.com/topics/computer-science/roofline-model. Accessed: 2024-06-11.